5秒后页面跳转
IDT821064PQF PDF预览

IDT821064PQF

更新时间: 2024-02-26 10:39:22
品牌 Logo 应用领域
艾迪悌 - IDT 解码器编解码器PC
页数 文件大小 规格书
33页 494K
描述
QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE

IDT821064PQF 技术参数

生命周期:Transferred零件包装代码:QFP
包装说明:PLASTIC, QFP-64针数:64
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.84压伸定律:A/MU-LAW
滤波器:YESJESD-30 代码:S-PQFP-G64
JESD-609代码:e0长度:14 mm
功能数量:1端子数量:64
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装形状:SQUARE
封装形式:FLATPACK认证状态:Not Qualified
座面最大高度:2.45 mm标称供电电压:5 V
表面贴装:YES电信集成电路类型:PROGRAMMABLE CODEC
温度等级:INDUSTRIAL端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD宽度:14 mm

IDT821064PQF 数据手册

 浏览型号IDT821064PQF的Datasheet PDF文件第4页浏览型号IDT821064PQF的Datasheet PDF文件第5页浏览型号IDT821064PQF的Datasheet PDF文件第6页浏览型号IDT821064PQF的Datasheet PDF文件第8页浏览型号IDT821064PQF的Datasheet PDF文件第9页浏览型号IDT821064PQF的Datasheet PDF文件第10页 
INDUSTRIAL TEMPERATURE RANGE  
IDT821064 QUAD PROGRAMMABLE PCM CODEC WITH GCI INTERFACE  
two consecutive frames), it is able to check for data errors. If two different  
Due to the inherent programming structure, duplex operation is not  
bytes are received the receiver will wait for the receipt of two identical possible. It is not allowed to send any data to the IDT821064, while  
successive bytes (last look function).  
transmission is active.  
A collision resolution mechanism ( check if another device is trying to  
Refer to Figure 4 and 5 for more information about monitor handshake  
send data during the same time) is implemented in the transmitter. This procedure.  
is done by looking for the inactive (‘1’) phase of the MX bit and making a  
The IDT821064 can be controlled very flexibly by commands operating  
on registers or RAM via the GCI monitor channel, refer to “Programming  
Description” for further details.  
per bit collision check on the transmitted monitor data ( check if transmitted  
‘1’s are on DU/DD line; DU/DD line are open drain lines).  
Any abort leads to a reset of the IDT821064 command stack, the  
device is ready to receive new commands.  
To obtain a maximum speed data transfer, the transmitter anticipates  
the falling edge of the receivers acknowledgment.  
Master Device  
IDT821064  
MX  
MX  
Monitor  
Receiver  
Monitor  
Transmitter  
MR  
MR  
DD  
DU  
MR  
MX  
MR  
MX  
Monitor  
Transmitter  
Monitor  
Receiver  
Figure 3. Monitor Channel Operation  
7

与IDT821064PQF相关器件

型号 品牌 获取价格 描述 数据表
IDT821068 IDT

获取价格

OCTAL PROGRAMMABLE PCM CODEC
IDT821068PX IDT

获取价格

OCTAL PROGRAMMABLE PCM CODEC
IDT821068PX8 IDT

获取价格

PCM Codec, A/MU-Law, 8-Func, PQFP128
IDT821068-XQ IDT

获取价格

Programmable Codec, A/MU-Law, 1-Func, PQFP128, PLASTIC, QFP-128
IDT821611J8 IDT

获取价格

SLIC, 2-4 Conversion, PQCC32, PLASTIC, LCC-32
IDT821621 IDT

获取价格

LONG HAUL SLIC
IDT821621J IDT

获取价格

LONG HAUL SLIC
IDT821621J8 IDT

获取价格

SLIC, 2-4 Conversion, PQCC32, PLASTIC, LCC-32
IDT82ALVCH16823PA IDT

获取价格

3.3V CMOS 18-BIT BUS-INTERFACE FLIPFLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT82LVC162374APA IDT

获取价格

3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O