5秒后页面跳转
IDT72801L10TFG8 PDF预览

IDT72801L10TFG8

更新时间: 2024-02-25 08:21:38
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
16页 211K
描述
FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64

IDT72801L10TFG8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:LFQFP,针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.44
最长访问时间:6.5 ns周期时间:10 ns
JESD-30 代码:S-PQFP-G64JESD-609代码:e3
长度:10 mm内存密度:2304 bit
内存宽度:9功能数量:2
端子数量:64字数:256 words
字数代码:256工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:256X9可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
并行/串行:PARALLEL峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:10 mm
Base Number Matches:1

IDT72801L10TFG8 数据手册

 浏览型号IDT72801L10TFG8的Datasheet PDF文件第4页浏览型号IDT72801L10TFG8的Datasheet PDF文件第5页浏览型号IDT72801L10TFG8的Datasheet PDF文件第6页浏览型号IDT72801L10TFG8的Datasheet PDF文件第8页浏览型号IDT72801L10TFG8的Datasheet PDF文件第9页浏览型号IDT72801L10TFG8的Datasheet PDF文件第10页 
IDT72801/728211/72821/72831/72841/72851 DUAL CMOS SyncFIFOTM  
DUAL 256 x 9, DUAL 512 x 9, DUAL 1K x 9, DUAL 2K x 9, DUAL 4K x 9, DUAL 8K x 9  
COMMERCIAL AND INDUSTRIAL  
TEMPERATURERANGES  
A read and write should not be performed simultaneously to the offset  
registers.  
LDA WENA1  
LDB WENB1  
WCLKA  
WCLKB  
OPERATION ON FIFO A  
OPERATION ON FIFO B  
0
0
Empty Offset (LSB)  
OUTPUTS:  
Empty Offset (MSB)  
FullOffset(LSB)  
Full Offset (MSB)  
Full Flag (FFA, FFB) FFA (FFB) will go LOW, inhibiting further write  
operations,when ArrayA(B)isfull. Ifnoreadsareperformedafterreset,FFA  
(FFB)willgoLOWafter256writes tothe IDT72801's FIFOA(B);512writes  
totheIDT72811'sFIFOA(B);1,024writestotheIDT72821'sFIFOA(B);2,048  
writes tothe IDT72831's FIFOA(B);4,096writes tothe IDT72841's FIFOA  
(B); or 8,192 writes to the IDT72851's FIFO A (B).  
0
1
1
0
1
NoOperation  
WriteIntoFIFO  
NoOperation  
FFA(FFB)issynchronizedwithrespecttotheLOW-to-HIGHtransitionofthe  
WriteClockWCLKA(WCLKB).  
1
EmptyFlag(EFA,EFB)—EFA(EFB)willgoLOW,inhibitingfurtherread  
operations,whenthereadpointerisequaltothewritepointer,indicatingthat  
Array A (B) is empty.  
EFA(EFB)is synchronizedwithrespecttotheLOW-to-HIGHtransitionof  
the Read Clock RCLKA (RCLKB).  
NOTE:  
1. For the purposes of this table, WENA1 and WENB1 = VIH.  
2. The same selection sequence applies to reading from the registers. RENA1 and  
RENA2 (RENB1 and RENB2) are enabled and read is performed on the LOW-to-  
HIGH transition of RCLKA (RCLKB).  
Figure 2. Writing to Offset Registers for FIFOs A and B  
72821 - DUAL 1,024 x 9  
72801 - DUAL 256 x 9  
72811 - DUAL 512 x 9  
8
8
8
8
7
7
0
0
0
0
8
8
8
8
0
0
0
0
8
8
8
8
0
0
0
0
7
7
7
7
Empty Offset (LSB)  
Default Value 007H  
Empty Offset (LSB)  
Default Value 007H  
Empty Offset (LSB) Reg.  
Default Value 007H  
1
1
(MSB)  
(MSB)  
0
0
Full Offset (LSB)  
Full Offset (LSB) Reg.  
Default Value 007H  
Full Offset (LSB) Reg.  
Default Value 007H  
Default Value 007H  
1
1
(MSB)  
0
(MSB)  
0
72831 - DUAL 2,048 x 9  
72841 - DUAL 4,096 x 9  
72851 - DUAL 8,192 x 9  
8
8
8
8
7
0
0
0
0
8
8
8
8
0
0
0
0
8
8
8
8
0
0
0
0
7
7
7
7
Empty Offset (LSB)  
Default Value 007H  
Empty Offset (LSB)  
Default Value 007H  
Empty Offset (LSB) Reg.  
Default Value 007H  
3
4
2
(MSB)  
(MSB)  
(MSB)  
0
0
0
7
Full Offset (LSB)  
Full Offset (LSB)  
Full Offset (LSB) Reg.  
Default Value 007H  
Default Value 007H  
Default Value 007H  
3
4
2
(MSB)  
(MSB)  
(MSB)  
0
0
0
3034 drw 04  
Figure 3. Offset Register Formats and Default Values for the A and B FIFOs  
7

与IDT72801L10TFG8相关器件

型号 品牌 描述 获取价格 数据表
IDT72801L10TFI IDT DUAL CMOS SyncFIFO

获取价格

IDT72801L10TFSCDS-W IDT FIFO, 256X9, 6.5ns, Synchronous, CMOS, PQFP64, STQFP-64

获取价格

IDT72801L12PF IDT DUAL CMOS SyncFIFO

获取价格

IDT72801L12PFSCDS-W IDT FIFO, 256X9, 8ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64

获取价格

IDT72801L12TFSCDS-W IDT FIFO, 256X9, 8ns, Synchronous, CMOS, PQFP64, STQFP-64

获取价格

IDT72801L15PF IDT DUAL CMOS SyncFIFO

获取价格