5秒后页面跳转
IDT71V128S15Y PDF预览

IDT71V128S15Y

更新时间: 2024-09-30 20:23:35
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
7页 59K
描述
Standard SRAM, 256KX4, 15ns, CMOS, PDSO32, 0.400 INCH, SOJ-32

IDT71V128S15Y 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:SOJ包装说明:0.400 INCH, SOJ-32
针数:32Reach Compliance Code:not_compliant
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
风险等级:5.92Is Samacsys:N
最长访问时间:15 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-J32JESD-609代码:e0
长度:20.955 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:4
湿度敏感等级:3功能数量:1
端口数量:1端子数量:32
字数:262144 words字数代码:256000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256KX4
输出特性:3-STATE可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装等效代码:SOJ32,.44封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
电源:3.3 V认证状态:Not Qualified
座面最大高度:3.683 mm最大待机电流:0.005 A
最小待机电流:3 V子类别:SRAMs
最大压摆率:0.095 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL宽度:10.16 mm
Base Number Matches:1

IDT71V128S15Y 数据手册

 浏览型号IDT71V128S15Y的Datasheet PDF文件第2页浏览型号IDT71V128S15Y的Datasheet PDF文件第3页浏览型号IDT71V128S15Y的Datasheet PDF文件第4页浏览型号IDT71V128S15Y的Datasheet PDF文件第5页浏览型号IDT71V128S15Y的Datasheet PDF文件第6页浏览型号IDT71V128S15Y的Datasheet PDF文件第7页 
PRELIMINARY  
IDT71V128  
3.3V CMOS STATIC RAM  
1 MEG (256K x 4-BIT)  
REVOLUTIONARY PINOUT  
Integrated Device Technology, Inc.  
FEATURES:  
DESCRIPTION:  
• 256K x 4 advanced high-speed CMOS static RAM  
• JEDEC revolutionary pinout (center power/GND) for  
reduced noise.  
• Equal access and cycle times  
— Commercial: 12/15/20ns  
• One Chip Select plus one Output Enable pin  
• Bidirectional inputs and outputs directly TTL-compatible  
• Low power consumption via chip deselect  
• Available in a 32-pin 400 mil Plastic SOJ  
The IDT71V128 is a 1,048,576-bit high-speed static RAM  
organized as 256K x 4. It is fabricated using IDT’s high-  
performance, high-reliability CMOS technology. This state-  
of-the-arttechnology, combinedwithinnovativecircuit design  
techniques, provides a cost-effective solution for high-speed  
memory needs. The JEDEC centerpower/GND pinout re-  
duces noise generation and improves system performance.  
The IDT71V128 has an output enable pin which operates  
as fast as 6ns, with address access times as fast as 12ns  
available. AllbidirectionalinputsandoutputsoftheIDT71V128  
are TTL-compatible and operation is from a single 5V supply.  
Fully static asynchronous circuitry is used; no clocks or  
refreshes are required for operation.  
The IDT71V128 is packaged in a 32-pin 400 mil Plastic  
SOJ.  
FUNCTIONAL BLOCK DIAGRAM  
A
0
1,048,576-BIT  
MEMORY  
ARRAY  
ADDRESS  
DECODER  
A17  
4
4
I/O0 – I/O3  
I/O CONTROL  
CS  
WE  
OE  
CONTROL  
LOGIC  
3485 drw 01  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
COMMERCIAL TEMPERATURE RANGE  
JUNE 1996  
1996 Integrated Device Technology, Inc.  
DSC-3485/-  
9.8  
1

与IDT71V128S15Y相关器件

型号 品牌 获取价格 描述 数据表
IDT71V128S20Y IDT

获取价格

Standard SRAM, 256KX4, 20ns, CMOS, PDSO32, 0.400 INCH, SOJ-32
IDT71V218S10PV IDT

获取价格

Cache Tag SRAM, 8KX16, 10ns, CMOS, PDSO48, SSOP-48
IDT71V218S12PV ETC

获取价格

x16 Cache-Tag RAM
IDT71V218S15PV IDT

获取价格

Cache Tag SRAM, 8KX16, 15ns, CMOS, PDSO48, SSOP-48
IDT71V2546S IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2546S_11 IDT

获取价格

3.3V Synchronous ZBT SRAM
IDT71V2546S100BG IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2546S100BG8 IDT

获取价格

ZBT SRAM, 128KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119
IDT71V2546S100BGI IDT

获取价格

128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
IDT71V2546S100BGI8 IDT

获取价格

ZBT SRAM, 128KX36, 5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028AA, BGA-119