5秒后页面跳转
IDT5V49EE702 PDF预览

IDT5V49EE702

更新时间: 2024-09-30 11:16:03
品牌 Logo 应用领域
艾迪悌 - IDT 时钟发生器可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数 文件大小 规格书
34页 700K
描述
EEPROM PROGRAMMABLE CLOCK GENERATOR

IDT5V49EE702 数据手册

 浏览型号IDT5V49EE702的Datasheet PDF文件第2页浏览型号IDT5V49EE702的Datasheet PDF文件第3页浏览型号IDT5V49EE702的Datasheet PDF文件第4页浏览型号IDT5V49EE702的Datasheet PDF文件第5页浏览型号IDT5V49EE702的Datasheet PDF文件第6页浏览型号IDT5V49EE702的Datasheet PDF文件第7页 
DATASHEET  
EEPROM PROGRAMMABLE CLOCK GENERATOR  
IDT5V49EE702  
Description  
Features:  
The IDT5V49EE702 is a programmable clock generator  
intended for high performance data-communications,  
telecommunications, consumer, and networking  
applications. There are four internal PLLs, each individually  
programmable, allowing for four unique non-integer-related  
frequencies. The frequencies are generated from a single  
reference clock. The reference clock can come from one of  
the two redundant clock inputs. A glitchless automatic or  
manual switchover function allows any one of the redundant  
clocks to be selected during normal operation.  
Four internal PLLs  
Internal non-volatile EEPROM  
2
Fast (400kHz) mode I C serial interface  
Input frequency range: 1 MHz to 200 MHz  
Output frequency range: 4.9 kHz to 500 MHz  
Reference crystal input with programmable linear load  
capacitance  
– Crystal frequency range: 8 MHz to 50 MHz  
The IDT5V49EE702 is in-system, programmable and can  
be programmed through the use of I C interface. An  
internal EEPROM allows the user to save and restore the  
configuration of the device without having to reprogram it on  
power-up.  
Three independently controlled VDDO (1.8V - 3.3V)  
2
Each PLL has a 7-bit reference divider and a 12-bit  
feedback-divider  
8-bit output-divider blocks  
Fractional division capability on one PLL  
Each of the four PLLs has an 7-bit reference divider and a  
12-bit feedback divider. This allows the user to generate  
four unique non-integer-related frequencies. The PLL loop  
bandwidth is programmable to allow the user to tailor the  
PLL response to the application. For instance, the user can  
tune the PLL parameters to minimize jitter generation or to  
maximize jitter attenuation. Spread spectrum generation  
and/or fractional divides are allowed on two of the PLLs.  
Two of the PLLs support spread spectrum generation  
capability  
I/O Standards:  
– Outputs - 1.8 - 3.3 V LVTTL/ LVCMOS  
– Outputs - LVPECL, LVDS and HCSL  
– Inputs - 3.3 V LVTTL/ LVCMOS  
Programmable slew rate control  
Programmable loop bandwidth  
Programmable output inversion to reduce bimodal jitter  
There are a total of five 8-bit output dividers. Each output  
bank can be configured to support LVTTL, LVPECL, LVDS  
or HCSL logic levels. Out0 (Output 0) supports LVTTL  
standard only. The outputs are connected to the PLLs via a  
switch matrix. The switch matrix allows the user to route the  
PLL outputs to any output bank. This feature can be used to  
simplify and optimize the board layout. In addition, each  
output's slew rate and enable/disable function is  
programmable.  
Redundant clock inputs with glitchless auto and manual  
switchover options  
Individual output enable/disable  
Power-down mode  
3.3V core V  
DD  
Available in VFQFPN package  
-40 to +85 C Industrial Temp operation  
IDT® EEPROM PROGRAMMABLE CLOCK GENERATOR  
1
IDT5V49EE702 REV F 022310  

与IDT5V49EE702相关器件

型号 品牌 获取价格 描述 数据表
IDT5V49EE704 IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V49EE901 IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V49EE904 IDT

获取价格

EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V50009 IDT

获取价格

SPREAD SPECTRUM CLOCK GENERATOR
IDT5V50013DCG IDT

获取价格

PLL Based Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, LE
IDT5V50013DCG8 IDT

获取价格

PLL Based Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, SO
IDT5V50013PGG IDT

获取价格

PLL Based Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, LE
IDT5V50013PGG8 IDT

获取价格

PLL Based Clock Driver, 5V Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, TS
IDT5V50015 IDT

获取价格

LOW EMI CLOCK GENERATOR
IDT5V50017 IDT

获取价格

LOW EMI CLOCK GENERATOR