5秒后页面跳转
IDT2308A-1HPGI PDF预览

IDT2308A-1HPGI

更新时间: 2024-10-03 04:44:23
品牌 Logo 应用领域
艾迪悌 - IDT 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
10页 71K
描述
3.3V ZERO DELAY CLOCK MULTIPLIER

IDT2308A-1HPGI 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP-16针数:16
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5Is Samacsys:N
系列:2308输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:5 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.012 A湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:16实输出次数:8
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.2 ns
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mm最小 fmax:133.3 MHz
Base Number Matches:1

IDT2308A-1HPGI 数据手册

 浏览型号IDT2308A-1HPGI的Datasheet PDF文件第2页浏览型号IDT2308A-1HPGI的Datasheet PDF文件第3页浏览型号IDT2308A-1HPGI的Datasheet PDF文件第4页浏览型号IDT2308A-1HPGI的Datasheet PDF文件第5页浏览型号IDT2308A-1HPGI的Datasheet PDF文件第6页浏览型号IDT2308A-1HPGI的Datasheet PDF文件第7页 
3.3V ZERO DELAY CLOCK  
MULTIPLIER  
IDT2308A  
FEATURES:  
DESCRIPTION:  
• Phase-Lock Loop Clock Distribution for Applications ranging  
from 10MHz to 133MHz operating frequency  
• Distributes one clock input to two banks of four outputs  
• Separate output enable for each output bank  
• External feedback (FBK) pin is used to synchronize the outputs  
to the clock input  
TheIDT2308Aisahigh-speedphase-lockloop(PLL)clockmultiplier.Itis  
designedtoaddresshigh-speedclockdistributionandmultiplicationapplica-  
tions.Thezerodelayisachievedbyaligningthephasebetweentheincoming  
clockandtheoutputclock, operablewithintherangeof10to133MHz.  
TheIDT2308Ahastwobanksoffouroutputseachthatarecontrolledviatwo  
selectaddresses.Byproperselectionofinputaddresses,bothbankscanbe  
put in tri-state mode. In test mode, the PLL is turned off, and the input clock  
directlydrivestheoutputsforsystemtestingpurposes. Intheabsenceofan  
input clock, the IDT2308A enters power down. In this mode, the device will  
• Output Skew <200 ps  
• Low jitter <200 ps cycle-to-cycle  
• 1x, 2x, 4x output options (see table):  
– IDT2308A-1 1x  
– IDT2308A-2 1x, 2x  
– IDT2308A-3 2x, 4x  
drawlessthan1AforCommercialTemperaturerangeandlessthan25µA  
forIndustrialtemperaturerange,andtheoutputsaretri-stated.  
The IDT2308A is available in six unique configurations for both pre-  
scaling and multiplication of the Input REF Clock. (See available options  
table.)  
ThePLLisclosedexternallytoprovidemoreflexibilitybyallowingtheuser  
tocontrolthedelaybetweentheinputclockandtheoutputs.  
TheIDT2308AischaracterizedforbothIndustrialandCommercialopera-  
tion.  
– IDT2308A-4 2x  
– IDT2308A-1H and -2H for High Drive  
• No external RC network required  
• Operates at 3.3V VDD  
• Available in SOIC and TSSOP packages  
FUNCTIONALBLOCKDIAGRAM  
(-3, -4)  
16  
2
FBK  
REF  
2
CLKA1  
PLL  
1
3
CLKA2  
14  
CLKA3  
15  
CLKA4  
8
9
S2  
S1  
Control  
Logic  
2
(-2, -3)  
6
CLKB1  
CLKB2  
CLKB3  
CLKB4  
7
10  
11  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
JULY 2004  
1
c
2004 Integrated Device Technology, Inc.  
DSC 6587/8  

与IDT2308A-1HPGI相关器件

型号 品牌 获取价格 描述 数据表
IDT2308A-1HPGI8 IDT

获取价格

PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, TSSOP
IDT2308A-1PG IDT

获取价格

3.3V ZERO DELAY CLOCK MULTIPLIER
IDT2308A-1PGG IDT

获取价格

3.3V ZERO DELAY CLOCK MULTIPLIER
IDT2308A-1PGGI IDT

获取价格

3.3V ZERO DELAY CLOCK MULTIPLIER
IDT2308A-1PGI IDT

获取价格

3.3V ZERO DELAY CLOCK MULTIPLIER
IDT2308A-2 IDT

获取价格

3.3V ZERO DELAY CLOCK MULTIPLIER
IDT2308A-2DC IDT

获取价格

3.3V ZERO DELAY CLOCK MULTIPLIER
IDT2308A-2DCG IDT

获取价格

3.3V ZERO DELAY CLOCK MULTIPLIER
IDT2308A-2DCGI IDT

获取价格

3.3V ZERO DELAY CLOCK MULTIPLIER
IDT2308A-2DCGI8 IDT

获取价格

PLL Based Clock Driver, 2308 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, LEAD