5秒后页面跳转
HY5V56DLF-P PDF预览

HY5V56DLF-P

更新时间: 2024-01-22 17:42:15
品牌 Logo 应用领域
海力士 - HYNIX 时钟动态存储器内存集成电路
页数 文件大小 规格书
14页 421K
描述
Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54

HY5V56DLF-P 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:BGA包装说明:FBGA, BGA54,9X9,32
针数:54Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.24
风险等级:5.84Is Samacsys:N
访问模式:FOUR BANK PAGE BURST最长访问时间:6 ns
其他特性:AUTO/SELF REFRESH最大时钟频率 (fCLK):100 MHz
I/O 类型:COMMON交错的突发长度:1,2,4,8
JESD-30 代码:R-PBGA-B54JESD-609代码:e1
长度:13.5 mm内存密度:268435456 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:54字数:16777216 words
字数代码:16000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:16MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:FBGA
封装等效代码:BGA54,9X9,32封装形状:RECTANGULAR
封装形式:GRID ARRAY, FINE PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
刷新周期:8192自我刷新:YES
连续突发长度:1,2,4,8,FP最大待机电流:0.001 A
子类别:DRAMs最大压摆率:0.2 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:20宽度:8 mm
Base Number Matches:1

HY5V56DLF-P 数据手册

 浏览型号HY5V56DLF-P的Datasheet PDF文件第4页浏览型号HY5V56DLF-P的Datasheet PDF文件第5页浏览型号HY5V56DLF-P的Datasheet PDF文件第6页浏览型号HY5V56DLF-P的Datasheet PDF文件第8页浏览型号HY5V56DLF-P的Datasheet PDF文件第9页浏览型号HY5V56DLF-P的Datasheet PDF文件第10页 
HY5V56D(L/S)F  
CAPACITANCE (TA=25°C, f=1MHz)  
-H  
-8/P/S  
Unit  
Parameter  
ball  
Symbol  
Min  
Max  
Min  
Max  
CLK  
CI1  
CI2  
2.5  
3.5  
2.5  
4.0  
pF  
pF  
Input capacitance  
A0 ~ A12, BA0, BA1, CKE, CS, RAS,  
CAS, WE, UDQM, LDQM  
2.5  
4.0  
3.8  
6.5  
2.5  
4.0  
5.0  
6.5  
Data input / output  
capacitance  
DQ0 ~ DQ15  
CI/O  
pF  
OUTPUT LOAD CIRCUIT  
Vtt=1.4V  
RT=250 Ω  
Output  
Output  
50pF  
50pF  
DC Output Load Circuit  
AC Output Load Circuit  
DC CHARACTERISTICS I (TA= 0°C to 70°C, VDD=3.3±0.3V)  
Parameter  
Symbol  
Min.  
Max  
Unit  
Note  
Input Leakage Current  
Output Leakage Current  
Output High Voltage  
Output Low Voltage  
ILI  
ILO  
-1  
-1  
2.4  
-
1
1
uA  
uA  
V
1
2
VOH  
VOL  
-
IOH = -2mA  
IOL = +2mA  
0.4  
V
Note :  
1. VIN = 0 to 3.6V, All other balls are not tested under VIN =0V  
2. DOUT is disabled, VOUT=0 to 3.6  
Rev. 0.3 / July 2004  
7

与HY5V56DLF-P相关器件

型号 品牌 描述 获取价格 数据表
HY5V56DLFP-8 HYNIX Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, LEAD FREE, FBGA-

获取价格

HY5V56DLFP-H HYNIX Synchronous DRAM, 16MX16, 5.4ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, LEAD FREE, FBG

获取价格

HY5V56DLFP-S HYNIX Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, LEAD FREE, FBGA-

获取价格

HY5V56DSF-P HYNIX Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 13.50 X 8 MM, 0.80 MM PITCH, FBGA-54

获取价格

HY5V56DSFP-8 HYNIX Synchronous DRAM, 16MX16, 6ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, LEAD FREE, FBGA-

获取价格

HY5V56DSFP-H HYNIX Synchronous DRAM, 16MX16, 5.4ns, CMOS, PBGA54, 8 X 13.50 MM, 0.80 MM PITCH, LEAD FREE, FBG

获取价格