5秒后页面跳转
HY5DS283222BF-5 PDF预览

HY5DS283222BF-5

更新时间: 2024-01-24 09:15:12
品牌 Logo 应用领域
海力士 - HYNIX 时钟动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
28页 251K
描述
DDR DRAM, 4MX32, 0.6ns, CMOS, PBGA144, 12 X 12 MM, FBGA-144

HY5DS283222BF-5 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:BGA包装说明:LFBGA, BGA144,12X12,32
针数:144Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.92访问模式:FOUR BANK PAGE BURST
最长访问时间:0.6 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):200 MHzI/O 类型:COMMON
交错的突发长度:2,4,8JESD-30 代码:S-PBGA-B144
JESD-609代码:e0长度:12 mm
内存密度:134217728 bit内存集成电路类型:DDR DRAM
内存宽度:32功能数量:1
端口数量:1端子数量:144
字数:4194304 words字数代码:4000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:4MX32
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LFBGA封装等效代码:BGA144,12X12,32
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:1.8 V
认证状态:Not Qualified刷新周期:4096
座面最大高度:1.21 mm自我刷新:YES
连续突发长度:2,4,8最大待机电流:0.025 A
子类别:DRAMs最大压摆率:0.3 mA
最大供电电压 (Vsup):2.1 V最小供电电压 (Vsup):1.75 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:12 mm
Base Number Matches:1

HY5DS283222BF-5 数据手册

 浏览型号HY5DS283222BF-5的Datasheet PDF文件第4页浏览型号HY5DS283222BF-5的Datasheet PDF文件第5页浏览型号HY5DS283222BF-5的Datasheet PDF文件第6页浏览型号HY5DS283222BF-5的Datasheet PDF文件第8页浏览型号HY5DS283222BF-5的Datasheet PDF文件第9页浏览型号HY5DS283222BF-5的Datasheet PDF文件第10页 
1HY5DS283222BF(P)  
SIMPLIFIED COMMAND TRUTH TABLE  
A8/  
AP  
Command  
CKEn-1  
CKEn  
CS  
RAS  
CAS  
WE  
ADDR  
BA  
Note  
Extended Mode Register Set  
Mode Register Set  
Device Deselect  
No Operation  
H
H
X
X
L
L
L
L
L
L
L
L
OP code  
OP code  
1,2  
1,2  
H
L
X
H
L
X
H
H
X
H
H
H
H
H
X
X
X
X
1
Bank Active  
L
RA  
V
V
1
1
Read  
L
H
L
L
L
L
H
H
L
L
L
H
L
CA  
CA  
X
Read with Autoprecharge  
Write  
1,3  
1
H
H
X
X
V
Write with Autoprecharge  
Precharge All Banks  
Precharge selected Bank  
Read Burst Stop  
Auto Refresh  
H
H
L
1,4  
1,5  
1
X
V
H
L
H
H
H
X
H
L
L
L
H
L
H
L
L
H
H
X
H
X
H
X
H
X
V
X
X
1
1
Entry  
L
L
L
1
Self Refresh  
Exit  
H
L
X
H
X
H
X
H
X
V
X
H
X
H
X
H
X
V
X
X
X
L
H
L
H
L
1
H
L
1
1
1
1
1
1
1
Entry  
Precharge Power  
Down Mode  
H
L
Exit  
H
H
L
Entry  
H
L
L
Active Power  
Down Mode  
Exit  
H
X
( H=Logic High Level, L=Logic Low Level, X=Don’t Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation )  
Note :  
1. DM(0~3) states are Don’t Care. Refer to below Write Mask Truth Table.  
2. OP Code(Operand Code) consists of A0~A11 and BA0~BA1 used for Mode Register setting during Extended MRS or MRS.  
Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP  
period from Prechagre command.  
3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented  
to activated bank until CK(n+BL/2+tRP).  
4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented  
to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time  
(tWR) is needed to guarantee that the last data has been completely written.  
5. If A8/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be  
precharged.  
Rev. 1.1 / May. 2005  
7

与HY5DS283222BF-5相关器件

型号 品牌 描述 获取价格 数据表
HY5DS283222BFP-28 HYNIX 128M(4Mx32) GDDR SDRAM

获取价格

HY5DS283222BFP-33 HYNIX 128M(4Mx32) GDDR SDRAM

获取价格

HY5DS283222BFP-36 HYNIX 128M(4Mx32) GDDR SDRAM

获取价格

HY5DS283222BFP-4 HYNIX 128M(4Mx32) GDDR SDRAM

获取价格

HY5DS283222BFP-5 HYNIX DDR DRAM, 4MX32, 0.6ns, CMOS, PBGA144, 12 X 12 MM, LEAD FREE, FBGA-144

获取价格

HY5DS573222F HYNIX 256M(8Mx32) GDDR SDRAM

获取价格