Datasheet > HY57V561620BLT-I

HY57V561620BLT-I

更新时间： 2024-02-17 08:19:43

品牌	Logo	应用领域
其他 - ETC		动态存储器
页数	文件大小	规格书
12页	109K
描述
16Mx16\|3.3V\|8K\|6/K/H/8/P/S\|SDR SDRAM - 256M

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HY57V561620BLT-I 数据手册

HY57V561620B(L)T-I

4 Banks x 4M x 16Bit Synchronous DRAM

DESCRIPTION

The HY57V561620B-I is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require

large memory density and high bandwidth. HY57V561620B is organized as 4banks of 4,194,304x16.

HY57V561620B-I is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchro-

nized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output

voltage levels are compatible with LVTTL.

Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by

a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or

write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or

write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)

FEATURES

•

Single 3.3±0.3V power supply

•

Auto refresh and self refresh

All device pins are compatible with LVTTL interface

8192 refresh cycles / 64ms

JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin

pitch

Programmable Burst Length and Burst Type

- 1, 2, 4, 8 or Full page for Sequential Burst

- 1, 2, 4 or 8 for Interleave Burst

•

All inputs and outputs referenced to positive edge of sys-

tem clock

•

Data mask function by UDQM, LDQM

Internal four banks operation

•

Programmable CAS Latency ; 2, 3 Clocks

Ambient Temperature : - 40 ~ 85 °C

ORDERING INFORMATION

Part No.

Clock Frequency

Power

Organization

Interface

Package

HY57V561620BT-6I

HY57V561620BT-KI

HY57V561620BT-HI

HY57V561620BT-8I

HY57V561620BT-PI

HY57V561620BT-SI

HY57V561620BLT-6I

HY57V561620BLT-KI

HY57V561620BLT-HI

HY57V561620BLT-8I

HY57V561620BLT-PI

HY57V561620BLT-SI

166MHz

133MHz

125MHz

100MHz

166MHz

133MHz

125MHz

100MHz

Normal

4Banks x 4Mbits x16

LVTTL

400mil 54pin TSOP II

Low power

This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for

use of circuits described. No patent licenses are implied.

Rev.1.2/Mar. 02

12 3 4 5 6 7...12

中文翻译

下载PDF

与HY57V561620BLT-I相关器件

型号	品牌	获取价格	描述	数据表
HY57V561620BLT-K	HYNIX	获取价格	Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
HY57V561620BLT-KI	HYNIX	获取价格	4 Banks x 4M x 16Bit Synchronous DRAM
HY57V561620BLT-P	HYNIX	获取价格	Synchronous DRAM, 16MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
HY57V561620BLT-PI	HYNIX	获取价格	4 Banks x 4M x 16Bit Synchronous DRAM
HY57V561620BLT-S	HYNIX	获取价格	Synchronous DRAM, 16MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
HY57V561620BLT-SI	HYNIX	获取价格	4 Banks x 4M x 16Bit Synchronous DRAM
HY57V561620BST-7	HYNIX	获取价格	Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
HY57V561620BST-8	HYNIX	获取价格	Synchronous DRAM, 16MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
HY57V561620BST-S	HYNIX	获取价格	Synchronous DRAM, 16MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
HY57V561620BT	ETC	获取价格	16Mx16\|3.3V\|8K\|K\|SDR SDRAM - 256M

与HY57V561620BLT-I相关文章

解读L9904TR手册资料：产品概述、主要功能、电气参数
2024-08-20

15
芯片底部填充工艺：提升电子设备可靠性的关键步骤
2024-08-14

78
REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

140
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

188

产品中心

服务支持

精选活动

关于我们

帮助中心

HY57V561620BLT-I

HY57V561620BLT-I 数据手册

与HY57V561620BLT-I相关器件

与HY57V561620BLT-I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HY57V561620BLT-I

HY57V561620BLT-I 数据手册

与HY57V561620BLT-I相关器件

与HY57V561620BLT-I相关文章

您还可以找

您在本页遇到什么问题？