IDT70V9389/289L
High-Speed 3.3V 64K x18/x16 Dual-Port Synchronous Pipelined Static RAM
Industrial & Commercial Temperature Ranges
PinNames
Left Port
Right Port
CE0R, CE1R
R/W
OE
0R - A15R
I/O0R - I/O17R
CLK
Names
Chip Enables(3)
CE0L, CE1L
R/W
OE
0L - A15L
I/O0L - I/O17L
CLK
L
R
Read/Write Enable
Output Enable
L
R
A
A
Address
(1)
(1)
Data Input/Output
Clock
L
R
Upper Byte Select(2)
Lower Byte Select(2)
Address Strobe Enable
Counter Enable
Counter Reset
UB
LB
ADS
CNTEN
CNTRST
FT/PIPE
L
UB
LB
ADS
CNTEN
CNTRST
FT/PIPE
R
L
R
L
R
L
R
L
R
Flow-Through / Pipeline
Power (3.3V)
L
R
NOTES:
1. I/O0X - I/O15X for IDT70V9289.
V
V
DD
SS
2. LB and UB are single buffered regardless of state of FT/PIPE.
3. CEo and CE1 are single buffered when FT/PIPE = VIL,
CEo and CE1 are double buffered when FT/PIPE = VIH,
i.e. the signals take two cycles to deselect.
Ground (0V)
4856 tbl 01
Truth Table I—Read/Write and Enable Control(1,2,3)
Upper Byte
Lower Byte
MODE
(5)
(6)
(7)
(5)
OE
X
X
X
X
X
X
L
CE
0
UB(4)
LB(4)
CLK
CE
1
R/W
I/O9-17
I/O0-8
↑
H
X
L
L
L
L
L
L
L
L
X
X
X
X
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
DATAIN
DATAIN
High-Z
DATAOUT
DATAOUT
High-Z
Deselected–Power Down
Deselected–Power Down
Both Bytes Deselected
Write to Upper Byte Only
Write to Lower Byte Only
Write to Both Bytes
↑
L
X
X
X
↑
H
H
H
H
H
H
H
H
H
L
H
H
L
X
↑
L
DIN
↑
H
L
L
High-Z
DATAIN
DATAOUT
High-Z
↑
L
L
↑
L
H
L
H
H
H
X
Read Upper Byte Only
Read Lower Byte Only
Read Both Bytes
↑
L
H
L
↑
L
L
DATAOUT
High-Z
H
X
L
L
Outputs Disabled
4856 tbl 02
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. ADS, CNTEN, CNTRST = X.
3. OE is an asynchronous input signal.
4. LB and UB are single buffered regardless of state of FT/PIPE.
5. CEo and CE1 are single buffered when FT/PIPE = VIL. CEo and CE1 are double buffered when FT/PIPE = VIH, i.e. the signals take two cycles to deselect.
6. I/O8 - I/O15 for IDT70V9289.
7. I/O0 - I/O7 for IDT70V9289.
6.462