HV506DG

更新时间： 2024-02-02 05:42:51

品牌	Logo	应用领域
超科 - SUPERTEX		显示驱动器驱动程序和接口接口集成电路
页数	文件大小	规格书
9页	465K
描述
275V 40-Channel Row Driver with SCR Outputs

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

HV506DG 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	DIE
包装说明：	DIE,	针数：	57
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.79
数据输入模式：	SERIAL	显示模式：	DOT MATRIX
接口集成电路类型：	EL DISPLAY DRIVER	JESD-30 代码：	R-XUUC-N57
JESD-609代码：	e0	复用显示功能：	NO
功能数量：	1	区段数：	40
端子数量：	57	封装主体材料：	UNSPECIFIED
封装代码：	DIE	封装形状：	RECTANGULAR
封装形式：	UNCASED CHIP	峰值回流温度（摄氏度）：	NOT SPECIFIED
认证状态：	Not Qualified	最大供电电压：	13.2 V
最小供电电压：	10.8 V	标称供电电压：	12 V
电源电压1-最大：	13.2 V	电源电压1-分钟：	10.8 V
电源电压1-Nom：	12 V	表面贴装：	YES
端子面层：	TIN LEAD	端子形式：	NO LEAD
端子位置：	UPPER	处于峰值回流温度下的最长时间：	NOT SPECIFIED
最小 fmax：	3 MHz	Base Number Matches：	1

HV506DG 数据手册

HV506

Preliminary

275V 40-Channel Row Driver with SCR Outputs

Ordering Information

Package Options

Device

80-Lead

Ceramic Gullwing

64-Lead 3-Sided

Plastic Gullwing

Die

HV506

HV506DG

HV506PG

HV506X

Features

General Description

The HV506 is a low-voltage serial to high-voltage parallel con-

verter with push-pull outputs. It is especially suitable for use as

a symmetric row driver in AC thin-film electroluminescent

(ACTFEL) displays.

❏ Processed with HVDI^technology

❏ Symmetric row drive

❏ Output voltage up to 275V

❏ Source/Sink current 300mA (min.)

❏ Shift Register Speed 3MHz

❏ Pin-programmable shift direction (DIR)

❏ Hi-Rel processing available

When the data reset pin (DR_IO) is at logic high, it will reset all the

outputs of the internal shift register to zero.At the same time, the

output of the shift register will start shifting a logic high from the

least significant bit to the most significant bit. The DR_IOcan be

triggered at any time. The DIR pin controls the direction of data

through the device. When DIR is at logic high, DR_IOAis the input

and DR_IOBis the output. When DIR is grounded, DR_IOBis the input

and the DR_IOAis the output. See the Output Sequence Operation

Table for output sequence. The POL and OE pins perform the

polarity select and output enable function respectively. Data is

clocked through the shift register loaded on the low to high

transition of the clock. A logic high in the shift register will cause

the other corresponding output to swing to V_DDif POL is high, or

to V_SSif POL is low. All other outputs will be in the High-Z state.

If OE is at logic high all outputs will be in the High-Z state. An

output in the High-Z state may block up to 275V above V_SSor

275V below V_DD. The D_P/D_Npins are for the positive/negative

discharge of the high voltage output HV_OUT. Data output buffers

are provided for cascading devices.

Absolute Maximum Ratings

Logic supply voltage, LV_DD

Output supply voltage, V_DD

-0.5V to +15V

See Note 3

Substrate bias voltage, V_sub

Output voltage, HV_OUT

Logic input levels

Continuous total power dissipation²Ceramic

Plastic

±300V

LV_DDrequires low current for the HV506 logic section. V_DD

requires high current for the output section . Typically these two

pins are at the same potential. The same current and potential

conditionsapplytotheLV_SS, logic, andV_SS, outputpins. V_submust

always be equal or greater than the most positive supply.

-0.5V to V_DD+0.5V

1900mW

1200mW

Operating temperature range

Plastic

-40°C to +85°C

Ceramic -55°C to +125°C

-65°C to +150°C

260°C

Storage temperature range

Lead temperature 1.6mm (1/16 inch)

from case for 10 seconds

Notes:

1. All voltages are referenced to V_SS

2. For operation above 25°C ambient derate linearly to maximum operating

temperture at 20mW/°C for plasitc and at 19mW/°C for ceramic.

3. V_submust be the most positive with respect to V_SS

12/13/01

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability

indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to

workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the

Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

12 3 4 5 6 7...9

下载PDF

与HV506DG相关器件

型号	品牌	描述	获取价格	数据表
HV506PG	SUPERTEX	275V 40-Channel Row Driver with SCR Outputs	获取价格
HV506X	SUPERTEX	275V 40-Channel Row Driver with SCR Outputs	获取价格
HV507	SUPERTEX	300V, 64-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs	获取价格
HV507	MICROCHIP	The HV507 is a low voltage serial to high voltage parallel converter with 64 push-pull out	获取价格
HV507PG	SUPERTEX	300V, 64-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs	获取价格
HV507PG-G	SUPERTEX	SIPO Based Peripheral Driver, CMOS, PQFP80, 20 X 14 MM, 3.40 MM HEIGHT, 0.80 MM PITCH, GRE	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

HV506DG

HV506DG 技术参数

HV506DG 数据手册

与HV506DG相关器件

与HV506DG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HV506DG

HV506DG 技术参数

HV506DG 数据手册

与HV506DG相关器件

与HV506DG相关文章

您还可以找

您在本页遇到什么问题？