HT45R15B
1.1 Features
Operating voltage :
fSYS =4M Hz:2.2V~5.5V
fSYS =8M Hz:3.3V~5.5V
22 bidirectional I/O lines (max.)
One external interrupt input pin shared with an I/O line
Build-in de-bounce circuit for external interrupt
De-bounce time is selected by software options
Three 8-bit programmable timer/event counters
Timer 0 can be configured to count synchronism pulse number or measure synchronism pulse
high or low period
Timer 1 can be configured to implement PPG non-retrigger function
Watchdog Timer /Oscillator stop detection
4096 x 15 program memory ROM
208 x 8 data memory RAM
HALT function and wake-up feature reduce power consumption
Up to 0.5μs instruction cycle with 8MHz system clock at VDD =5V
8-level subroutine nesting
12 channels 12-bit resolution A/D converter
9-bit programmable pulse generator
Support pulse width limit
Two PPG preload registers
Support non-retrigger control
Support active high or low output (by configuration option)
4 comparators, 1 OPA (input voltage offset adjustable by software)
Support peripheral clock output, PWM output
I2C Bus (Slave Mode)
Bit manipulation instruction
63 powerful instructions
All instructions in one or two machine cycles
Low voltage reset /low voltage detector function
Partial lock
24 -pin SKDIP/ 20-pin DIP/ 16-pin DIP, NSOP package
Page 1 of 66
本資料為盛群半導體股份有限公司專有之財產,非經書面准許不可透露或使用本資料,亦不准複印、複製或轉變成任何其它形式使用。
The information contained herein is the exclusive property of HOLTEK and shall not be distributed, reproduced, or disclosed in whole or in part without prior written
permission of HOLTEK.