Datasheet > HS4-3282-9

HS4-3282-9

更新时间： 2024-10-01 22:22:51

品牌	Logo	应用领域
英特矽尔 - INTERSIL		/
页数	文件大小	规格书
15页	179K
描述
CMOS ARINC Bus Interface Circuit

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HS4-3282-9 数据手册

HS-3282

REFERENCE AN400

March 1997

CMOS ARINC Bus Interface Circuit

Features

Description

• ARlNC Speciﬁcation 429 Compatible

• Data Rates of 100 Kilobits or 12.5 Kilobits

• Separate Receiver and Transmitter Section

The HS-3282 is a high performance CMOS bus interface

circuit that is intended to meet the requirements of ARINC

Speciﬁcation 429, and similar encoded, time multiplexed

serial data protocols. This device is intended to be used with

the HS-3182, a monolithic Dl bipolar differential line driver

designed to meet the speciﬁcations of ARINC 429. The

ARINC 429 bus interface circuit consists of two (2) receivers

and a transmitter operating independently as shown in

Figure 1. The two receivers operate at a frequency that is ten

(10) times the receiver data rate, which can be the same or

different from the transmitter data rate. Although the two

receivers operate at the same frequency, they are

functionally independent and each receives serial data asyn-

chronously. The transmitter section of the ARINC bus

interface circuit consists mainly of a First-In First-Out (FIFO)

memory and timing circuit. The FIFO memory is used to hold

up to eight (8) ARINC data words for transmission serially.

The timing circuit is used to correctly separate each ARINC

word as required by ARINC Speciﬁcation 429. Even though

ARINC Speciﬁcation 429 speciﬁes a 32-bit word, including

parity, the HS-3282 can be programmed to also operate with

a word length of 25 bits. The incoming receiver data word

parity is checked, and a parity status is stored in the receiver

latch and output on Pin BD08 during the 1st word. [A logic

“0” indicates that an odd number of logic “1” s were received

and stored; a logic “1” indicates that an even number of logic

“1”s were received and stored]. In the transmitter the parity

generator will generate either odd or even parity depending

upon the status of PARCK control signal. A logic “0” on BD12

will cause odd parity to be used in the output data stream.

• Dual and Independent Receivers, Connecting Directly

to ARINC Bus

• Serial to Parallel Receiver Data Conversion

• Parallel to Serial Transmitter Data Conversion

• Word Lengths of 25 or 32 Bits

• Parity Status of Received Data

• Generate Parity of Transmitter Data

• Automatic Word Gap Timer

• Single 5V Supply

• Low Power Dissipation

• Full Military Temperature Range

Ordering Information

PKG.

NO.

PACKAGE

CERDIP

SMD#

TEMP. RANGE

PART NUMBER

-55 C to +125 C HS1-3282-8

F40.6

5962-8688001QA F40.6

CLCC

-40 C to +85 C HS4-3282-9+

J44.A

-55 C to +125 C HS4-3282-8

SMD#

5962-8688001XA J44.A

Versatility is provided in both the transmitter and receiver by

the external clock input which allows the bus interface circuit

to operate at data rates from 0 to 100 kilobits. The external

clock must be ten (10) times the data rate to insure no data

ambiguity.

The ARINC bus interface circuit is fully guaranteed to

support the data rates of ARINC speciﬁcation 429 over both

the voltage (±5%) and full military temperature range. It

interfaces with UL, CMOS or NMOS support circuitry, and

uses the standard 5-volt V

supply.

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

File Number 2964.2

12 3 4 5 6 7...15

中文翻译

下载PDF

与HS4-3282-9相关器件

型号	品牌	获取价格	描述	数据表
HS4339ESF01H	HITACHI	获取价格	4-bit HMCS400-Series microcomputer with large-capacity memory
HS4339ESS01H	HITACHI	获取价格	4-bit HMCS400-Series microcomputer with large-capacity memory
HS436	ETC	获取价格	Peripheral IC
HS43CD/2J5W1	COOPER	获取价格	Card Edge Connector, 86 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Press Fit Terminal
HS43CD/2J5W2	COOPER	获取价格	Card Edge Connector, 86 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Press Fit Terminal
HS43CT/2J5W1	COOPER	获取价格	EDGE CONNECTOR,PCB MNT,RECEPT,86 CONTACTS,0.1 PITCH,COMPLIANT FIT TERMINAL
HS43CT/2J5W2	COOPER	获取价格	Card Edge Connector, 86 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Press Fit Terminal
HS43DT/2J5S2	COOPER	获取价格	Card Edge Connector, 86 Contact(s), 2 Row(s), Straight, 0.1 inch Pitch, Press Fit Terminal
HS43DT/2J5W4	COOPER	获取价格	EDGE CONNECTOR,PCB MNT,RECEPT,86 CONTACTS,0.1 PITCH,COMPLIANT FIT TERMINAL
HS-4-4	RICHCO	获取价格	HEX SPACER STANDOFFS

与HS4-3282-9相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

38
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

32
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

29
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

40

产品中心

服务支持

精选活动

关于我们

帮助中心

HS4-3282-9

HS4-3282-9 数据手册

与HS4-3282-9相关器件

与HS4-3282-9相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HS4-3282-9

HS4-3282-9 数据手册

与HS4-3282-9相关器件

与HS4-3282-9相关文章

您还可以找

您在本页遇到什么问题？