HFBR-5208FMZ

更新时间： 2024-02-25 19:43:35

品牌	Logo	应用领域
安华高科 - AVAGO		光纤电信集成电路异步传输模式 ATM
页数	文件大小	规格书
20页	412K
描述
暂无描述

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HFBR-5208FMZ 数据手册

In addition to these recommenda-tions, Avago

Technolgies’ Application Engineering staff is available for

consulting on best layout practices with various vendors’

serializer/deserializer, clock recovery/generation integrated

circuits.

Recommended Circuit Schematic

When designing the HFBR/HFCT-5208M circuit interface,

there are a few fundamental guidelines to follow. For

example, in the Recommended Circuit Schematic, Figure

4, the differential data lines should be treated as 50 ohm

Microstrip or stripline transmission lines. This will help to

minimize the parasitic inductance and capacitance effects.

Proper termination of the differential data signal will prevent

reflections and ringing which would compromise the signal

fidelity and generate unwanted electrical noise. Locate

termination at the received signal end of the transmission

line. The length of these lines should be kept short and of

equal length to prevent pulse-width distortion from

occurring. For the high-speed signal lines, differential signals

should be used, not single-ended signals. These differential

signals need to be loaded symmetrically to prevent

unbalanced currents from flowing which will cause

distortion in the signal.

Reference Design

Avago Technolgies has developed a reference design for

multimode and single-mode OC-12 ATM-SONET/SDH

applications shown in Figure 6. This reference design uses

a Vitesse Semiconductor Inc.’s VSC8117 clock recovery/

clock generation/serializer/deserializer integrated circuit and

a PMC-Sierra Inc. PM5355 framer IC. Application Note 1178

documents the design, layout, testing and performance of

this reference design. Gerber files, schematic and

application note are available from the Avago Technolgies

web site at the URL of http://www.avagotech.com

NOTES:

THE SPLIT-LOAD TERMINATIONS FOR PECL

SIGNALS NEED TO BE LOCATED AT THE INPUT

OF DEVICES RECEIVING THOSE PECL SIGNALS.

RECOMMEND MULTI-LAYER PRINTED CIRCUIT

BOARD WITH 50 OHM MICROSTRIP OR

STRIPLINE SIGNAL PATHS BE USED.

R1 = R4 = R6 = R8 = R10 = 130 OHMS.

R2 = R3 = R5 = R7 = R9 = 82 OHMS.

C1 = C2 = C3 = C5 = C6 = 0.1 F.

C4 = C7 = 10 F.

MOUNTING POST

NO INTERNAL CONNECTION

HFBR/HFCT-5208M

TOP VIEW

L1 = L2 = 1 H COIL OR FERRITE

INDUCTOR (see text comments).

V_EER

V_CCRV_CCT

V_EET

V_CC

L1 L2

V_CCFILTER

AT V_CCPINS

TERMINATION

AT PHY

DEVICE

INPUTS

V_CC

TRANSCEIVER

TERMINATION

AT TRANSCEIVER

INPUTS

R10

V_CC

Figure 4. Recommended Circuit Schematic for dc Coupling (at +5 V) between Optical Transceiver and Physical Layer IC

1 2 345 6 7...20

下载PDF

与HFBR-5208FMZ相关器件

型号	品牌	描述	获取价格	数据表
HFBR-5208M	AGILENT	Agilent HFBR/HFCT-5208M 1 x 9 Fiber Optic Transceivers for 622 Mb/s ATM/SONET/SDH Applicat	获取价格
HFBR-5208M	AVAGO	1 x 9 Fiber Optic Transceivers for 622 Mb/s ATM/SONET/SDH Applications	获取价格
HFBR-5208M	HP	Agilent HFBR/HFCT-5208M 1 x 9 Fiber Optic Transceivers for 622 Mb/s ATM/SONET/SDH Applicat	获取价格
HFBR-5208MZ	AVAGO	1 x 9 Fiber Optic Transceivers for 622 Mb/s ATM/SONET/SDH Applications	获取价格
HFBR-5208XX	AGILENT	Agilent HFBR/HFCT-5208M 1 x 9 Fiber Optic Transceivers for 622 Mb/s ATM/SONET/SDH Applicat	获取价格
HFBR-5208XXXZ	AVAGO	1 x 9 Fiber Optic Transceivers for 622 Mb/s ATM/SONET/SDH Applications	获取价格

与HFBR-5208FMZ相关文章

资料手册解读：UC3842参数和管脚说明
2024-05-22

5
一文带你了解无源晶振的负载电容为何要加两颗谐振电容CL1和CL2
2024-05-22

4
玻璃管保险丝与陶瓷管保险丝：区别与替代性探讨
2024-05-22

3
PCF8574资料解读：主要参数分析、引脚说明
2024-05-21

17

产品中心

服务支持

精选活动

关于我们

帮助中心

HFBR-5208FMZ

HFBR-5208FMZ 数据手册

与HFBR-5208FMZ相关器件

与HFBR-5208FMZ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

HFBR-5208FMZ

HFBR-5208FMZ 数据手册

与HFBR-5208FMZ相关器件

与HFBR-5208FMZ相关文章

您还可以找

您在本页遇到什么问题？