Datasheet > GS8672D19

GS8672D19

更新时间： 2024-01-12 15:53:47

品牌	Logo	应用领域
GSI		静态存储器
页数	文件大小	规格书
28页	352K
描述
72Mb SigmaQuad-IITM Burst of 4 SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS8672D19 数据手册

GS8672D19/37BE-450/400/375/333/300

165-Bump BGA

Commercial Temp

Industrial Temp

450 MHz–300 MHz

1.8 V V

72Mb SigmaQuad -II+

1.5 V I/O

Burst of 4 ECCRAM

Features

Clocking and Addressing Schemes

• 2.0 Clock Latency

The GS8672D19/37BE SigmaQuad-II+ ECCRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

• On-Chip ECC with virtually zero SER

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write Capability due to ECC

• Burst of 4 Read and Write

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) outputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• Pin-compatible with 18Mb, 36Mb and 144Mb devices

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

Each internal read and write operation in a SigmaQuad-II+ B4

ECCRAM is four times wider than the device I/O bus. An

input data bus de-multiplexer is used to accumulate incoming

data before it is simultaneously written to the memory array.

An output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore the address

field of a SigmaQuad-II+ B4 ECCRAM is always two address

pins less than the advertised index depth (e.g., the 4M x18 has

a 1M addressable index).

On-Chip Error Correction Code

GSI's ECCRAMs implement an ECC algorithm that detects

and corrects all single-bit memory errors, including those

induced by Soft Error Rate (SER) events such as cosmic rays,

alpha particles. The resulting SER of these devices is

anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude

improvement over comparable ECCRAMs with no On-Chip

ECC, which typically have an SER of 200 FITs/Mb or more.

SER quoted above is based on reading taken at sea level.

SigmaQuad™ ECCRAM Overview

The GS8672D19/37BE are built in compliance with the

SigmaQuad-II+ ECCRAM pinout standard for Separate I/O

synchronous ECCRAMs. They are 75,497,472-bit (72Mb)

ECCRAMs. The GS8672D19/37BE SigmaQuad ECCRAMs

are just one element in a family of low power, low voltage

HSTL I/O ECCRAMs designed to operate at the speeds needed

to implement economical high performance networking

systems.

However, the On-Chip Error Correction (ECC) will be

disabled if a “Half Write” operation is initiated. See the Byte

Write Contol section for further information.

Parameter Synopsis

-450

2.2 ns

0.45 ns

-400

-375

-333

3.0 ns

0.45 ns

-300

3.3 ns

0.45 ns

tKHKH

tKHQV

2.5 ns

2.67 ns

0.45 ns

Rev: 1.02a 6/2013

1/28

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...28

中文翻译

下载PDF

与GS8672D19相关器件

型号	品牌	获取价格	描述	数据表
GS8672D19AE-300	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, FPBGA-165
GS8672D19AE-300IT	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, FPBGA-165
GS8672D19AE-333I	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, FPBGA-165
GS8672D19AE-333T	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, FPBGA-165
GS8672D19AE-375	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, FPBGA-165
GS8672D19AE-400	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, FPBGA-165
GS8672D19AE-400I	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, FPBGA-165
GS8672D19AE-400IT	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, FPBGA-165
GS8672D19AE-400T	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, FPBGA-165
GS8672D19AGE-300I	GSI	获取价格	Standard SRAM, 4MX18, 0.45ns, CMOS, PBGA165, 17 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA

与GS8672D19相关文章

REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

16
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

64
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

53
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

57

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8672D19

GS8672D19 数据手册

与GS8672D19相关器件

与GS8672D19相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8672D19

GS8672D19 数据手册

与GS8672D19相关器件

与GS8672D19相关文章

您还可以找

您在本页遇到什么问题？