Datasheet > GS8662D38CGD-633I

GS8662D38CGD-633I

更新时间： 2023-12-06 20:13:35

品牌	Logo	应用领域
GSI		/
页数	文件大小	规格书
26页	708K
描述
165 BGA

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

GS8662D38CGD-633I 数据手册

浏览型号GS8662D38CGD-633I的Datasheet PDF文件第4页

浏览型号GS8662D38CGD-633I的Datasheet PDF文件第5页

浏览型号GS8662D38CGD-633I的Datasheet PDF文件第6页

浏览型号GS8662D38CGD-633I的Datasheet PDF文件第8页

浏览型号GS8662D38CGD-633I的Datasheet PDF文件第9页

浏览型号GS8662D38CGD-633I的Datasheet PDF文件第10页

GS8662D20/38CGD-633/550/500

Separate I/O SigmaQuad II+ B4 SRAM Truth Table

Operation

Current

Operation



(t_n)



(t_n)



(t_n)

K 

(t_n)

K 

(t_n+1½

K 

(t_n+2½

K 

(t_n+2½)

K 

(t_n+3½

K 

(t_n+4)

(t_n-1

)

(t_n+1

)

(t_n+2

)

(t_n+3

)

Deselect

Write

Deselect

Write

—

Hi-Z

—

Read

—

Deselect

Read

—

Hi-Z

—

Read

—

Write

—

Write

Read

Notes:

1. “1” = input “high”; “0” = input “low”; “V” = input “valid”; “X” = input “don’t care”

2. “—” indicates that the input requirement or output state is determined by the next operation.

3. Q0, Q1, Q2, and Q3 indicate the first, second, third, and fourth pieces of output data transferred during Read operations.

4. D0, D1, D2, and D3 indicate the first, second, third, and fourth pieces of input data transferred during Write operations.

5. Users should not clock in metastable addresses.

Rev: 1.01 9/2019

7/26

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

1...4 5 678 9 10...26

下载PDF

与GS8662D38CGD-633I相关器件

型号	品牌	描述	获取价格	数据表
GS8662DT06BD-350	GSI	165 BGA	获取价格
GS8662DT06BD-350I	GSI	JEDEC-standard pinout and package	获取价格
GS8662DT06BD-350T	GSI	QDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165	获取价格
GS8662DT06BD-400	GSI	72Mb SigmaQuad-IITM Burst of 4 SRAM	获取价格
GS8662DT06BD-400I	GSI	72Mb SigmaQuad-IITM Burst of 4 SRAM	获取价格
GS8662DT06BD-400IT	GSI	QDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, FPBGA-165	获取价格