5秒后页面跳转
GS8322Z36AB-250V PDF预览

GS8322Z36AB-250V

更新时间: 2023-11-02 19:29:46
品牌 Logo 应用领域
GSI /
页数 文件大小 规格书
35页 507K
描述
119 BGA

GS8322Z36AB-250V 数据手册

 浏览型号GS8322Z36AB-250V的Datasheet PDF文件第2页浏览型号GS8322Z36AB-250V的Datasheet PDF文件第3页浏览型号GS8322Z36AB-250V的Datasheet PDF文件第4页浏览型号GS8322Z36AB-250V的Datasheet PDF文件第5页浏览型号GS8322Z36AB-250V的Datasheet PDF文件第6页浏览型号GS8322Z36AB-250V的Datasheet PDF文件第7页 
GS8322Z18/36A(B/D)-xxxV  
333 MHz150 MHz  
119 & 165 BGA  
Commercial Temp  
Industrial Temp  
36Mb Pipelined and Flow Through  
Synchronous NBT SRAM  
1.8 V or 2.5 V V  
DD  
1.8 V or 2.5 V I/O  
Features  
Because it is a synchronous device, address, data inputs, and  
read/write control inputs are captured on the rising edge of the  
input clock. Burst order control (LBO) must be tied to a power  
rail for proper operation. Asynchronous inputs include the  
Sleep mode enable (ZZ) and Output Enable. Output Enable can  
be used to override the synchronous control of the output  
drivers and turn the RAM's output drivers off at any time.  
Write cycles are internally self-timed and initiated by the rising  
edge of the clock input. This feature eliminates complex off-  
chip write pulse generation required by asynchronous SRAMs  
and simplifies input signal timing.  
• NBT (No Bus Turn Around) functionality allows zero wait  
Read-Write-Read bus utilization; fully pin-compatible with  
both pipelined and flow through NtRAM™, NoBL™ and  
ZBT™ SRAMs  
• 1.8 V or 2.5 V core power supply  
• 1.8 V or 2.5 V I/O supply  
• User-configurable Pipeline and Flow Through mode  
• ZQ mode pin for user-selectable high/low output drive  
• IEEE 1149.1 JTAG-compatible Boundary Scan  
• LBO pin for Linear or Interleave Burst mode  
• Pin-compatible with 2Mb, 4Mb, 8Mb, and 16Mb devices  
• Byte write operation (9-bit Bytes)  
• 3 chip enable signals for easy depth expansion  
• ZZ Pin for automatic power-down  
• JEDEC-standard 119- and 165-Bump BGA package  
• RoHS-compliant packages available  
The GS8322Z18/36A-xxxV may be configured by the user to  
operate in Pipeline or Flow Through mode. Operating as a  
pipelined synchronous device, in addition to the rising-edge-  
triggered registers that capture input signals, the device  
incorporates a rising edge triggered output register. For read  
cycles, pipelined SRAM output data is temporarily stored by  
the edge-triggered output register during the access cycle and  
then released to the output drivers at the next rising edge of  
clock.  
Functional Description  
The GS8322Z18/36A-xxxV is a 36Mbit Synchronous Static  
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or  
other pipelined read/double late write or flow through read/  
single late write SRAMs, allow utilization of all available bus  
bandwidth by eliminating the need to insert deselect cycles  
when the device is switched from read to write cycles.  
The GS8322Z18/36A-xxxV is implemented with GSI's high  
performance CMOS technology and is available in a JEDEC-  
standard 119-bump or 165-bump BGA package.  
Parameter Synopsis  
-333  
-250  
-200  
-150  
Unit  
t
3.0  
3.0  
3.0  
4.0  
3.0  
5.0  
3.8  
6.7  
ns  
ns  
KQ  
Pipeline  
3-1-1-1  
tCycle  
Curr (x18)  
Curr (x36)  
365  
425  
290  
345  
250  
290  
215  
240  
mA  
mA  
t
5.0  
5.0  
5.5  
5.5  
6.5  
6.5  
7.5  
7.5  
ns  
ns  
KQ  
Flow  
Through  
2-1-1-1  
tCycle  
Curr (x18)  
Curr (x36)  
270  
315  
245  
280  
210  
250  
200  
230  
mA  
mA  
Rev: 1.03 8/2013  
1/35  
© 2011, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS8322Z36AB-250V相关器件

型号 品牌 获取价格 描述 数据表
GS8322Z36AB-333 GSI

获取价格

119 BGA
GS8322Z36AB-333I GSI

获取价格

119 BGA
GS8322Z36AB-333IV GSI

获取价格

119 BGA
GS8322Z36AB-333V GSI

获取价格

119 BGA
GS8322Z36AB-375 GSI

获取价格

119 BGA
GS8322Z36AB-375I GSI

获取价格

119 BGA
GS8322Z36AB-375M GSI

获取价格

119 BGA
GS8322Z36AB-400 GSI

获取价格

119 BGA
GS8322Z36AB-400I GSI

获取价格

ZBT SRAM, 1MX36, 4ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, FPBGA-119
GS8322Z36AB-400IT GSI

获取价格

ZBT SRAM, 1MX36, 4ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, FPBGA-119