5秒后页面跳转
GM76U256CLLE-12 PDF预览

GM76U256CLLE-12

更新时间: 2024-02-29 09:50:36
品牌 Logo 应用领域
海力士 - HYNIX 静态存储器
页数 文件大小 规格书
11页 175K
描述
x8 SRAM

GM76U256CLLE-12 数据手册

 浏览型号GM76U256CLLE-12的Datasheet PDF文件第5页浏览型号GM76U256CLLE-12的Datasheet PDF文件第6页浏览型号GM76U256CLLE-12的Datasheet PDF文件第7页浏览型号GM76U256CLLE-12的Datasheet PDF文件第9页浏览型号GM76U256CLLE-12的Datasheet PDF文件第10页浏览型号GM76U256CLLE-12的Datasheet PDF文件第11页 
GM76U256C Series  
Notes(WRITE CYCLE):  
1. A write occurs during the overlap of a low /CS and a low /WE. A write begins at the latest transition  
among /CS going low and /WE going low: A write ends at the earliest transition among /CS going high  
and /WE going high. tWP is measured from the beginning of write to the end of write.  
2. tCW is measured from the later of /CS going low to the end of write .  
3. tAS is measured from the address valid to the beginning of write.  
4. tWR is measured from the end of write to the address change. tWR is applied in case a write ends as /CS,  
or /WE going high.  
5. If /OE and /WE are in the read mode during this period, and the I/O pins are in the output low-Z state,  
input of opposite phase of the output must not be applied because bus contention can occur.  
6. If /CS goes low simultaneously with /WE going low, or after /WE going low, the outputs remain in high  
impedance state.  
7. DOUT is the same phase of the latest written data in this write cycle.  
8. DOUT is the read data of the new address.  
DATA RETENTION CHARACTERISTIC  
TA=0°C to 70°C (Normal)  
Symbol  
VDR  
Parameter  
Vcc for Data Retention  
Test Condition  
CS>Vcc-0.2V,  
VIN>Vcc-0.2V or VIN<Vss+0.2V  
Min  
2.0  
Typ Max Unit  
-
-
V
ICCDR  
Data Retention Current  
Vcc=3.0V,  
L
-
-
-
-
0
1
0.5  
1
0.5  
-
15  
7
20  
10  
-
uA  
uA  
uA  
uA  
ns  
/CS>Vcc - 0.2V,  
VIN>Vcc - 0.2V or  
VIN< Vss + 0.2V  
See Data Retention  
LL  
LE  
LLE  
tCDR  
Chip Deselect to Data  
Retention Time  
tR  
Operating Recovery Time  
Timing Diagram  
tRC(2)  
-
-
ns  
Notes  
1. Typical values are under the condition of TA = 25°C.  
2. tRC is read cycle time.  
DATA RETENTION TIMING DIAGRAM  
DATA RETENTION MODE  
VCC  
2.7V  
tCDR  
tR  
2.2V  
VDR  
CS>VCC-0.2V  
CS  
VSS  
Rev 02 / Apr. 2001  
7

与GM76U256CLLE-12相关器件

型号 品牌 描述 获取价格 数据表
GM76U256CLLEFW HYNIX 32K x8 bit 3.0V Low Power CMOS slow SRAM

获取价格

GM76U256CLLEFW-10 HYNIX x8 SRAM

获取价格

GM76U256CLLEFW-12 HYNIX x8 SRAM

获取价格

GM76U256CLLEFW-85 ETC x8 SRAM

获取价格

GM76U256CLLET HYNIX 32K x8 bit 3.0V Low Power CMOS slow SRAM

获取价格

GM76U256CLLET-10 HYNIX x8 SRAM

获取价格