5秒后页面跳转
GM71CS17400CJ-7 PDF预览

GM71CS17400CJ-7

更新时间: 2024-02-13 09:00:48
品牌 Logo 应用领域
海力士 - HYNIX 动态存储器
页数 文件大小 规格书
10页 97K
描述
DRAM

GM71CS17400CJ-7 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:unknown风险等级:5.84
Base Number Matches:1

GM71CS17400CJ-7 数据手册

 浏览型号GM71CS17400CJ-7的Datasheet PDF文件第1页浏览型号GM71CS17400CJ-7的Datasheet PDF文件第2页浏览型号GM71CS17400CJ-7的Datasheet PDF文件第4页浏览型号GM71CS17400CJ-7的Datasheet PDF文件第5页浏览型号GM71CS17400CJ-7的Datasheet PDF文件第6页浏览型号GM71CS17400CJ-7的Datasheet PDF文件第7页 
GM71C(S)17400C/CL  
DC Electrical Characteristics (VCC = 5.0V+/-10%, Vss = 0V, TA = 0 ~ 70C)  
Symbol  
Parameter  
Min Max Unit Note  
Output Level  
Output "H" Level Voltage (IOUT = -5mA)  
V
OH  
2.4  
0
V
CC  
V
V
Output Level  
Output "L" Level Voltage (IOUT = 4.2mA)  
V
OL  
0.4  
Operating Current  
Average Power Supply Operating Current  
(RAS, CAS Cycling : tRC = tRC min)  
50ns  
60ns  
-
-
100  
90  
I
CC1  
mA  
mA  
mA  
1, 2  
-
70ns  
80  
I
I
CC2  
CC3  
Standby Current (TTL)  
Power Supply Standby Current  
(RAS, CAS = VIH, DOUT = High-Z)  
-
2
50ns  
60ns  
-
-
100  
90  
RAS Only Refresh Current  
Average Power Supply Current  
RAS Only Refresh Mode  
(tRC = tRC min)  
2
-
70ns  
50ns  
60ns  
80  
90  
80  
I
CC4  
Fast Page Mode Current  
Average Power Supply Current  
Fast Page Mode  
-
-
mA  
1, 3  
(tPC = tPC min)  
-
-
-
70ns  
70  
1
I
CC5  
CC6  
Standby Current (CMOS)  
Power Supply Standby Current  
(RAS, CAS >= VCC - 0.2V, DOUT = High-Z)  
mA  
uA  
150  
4
I
CAS-before-RAS Refresh Current  
(tRC = tRC min)  
50ns  
60ns  
70ns  
-
-
-
100  
90  
mA  
uA  
80  
Battery Backup Operating Current(Standby with CBR Refresh)  
(CBR refresh, tRC=62.5us, tRAS<=0.3us,  
I
CC7  
CC8  
-
-
350  
5
4
1
D
OUT=High-Z, CMOS interface)  
Standby Current RAS = VIH  
CAS = VIL  
mA  
I
D
OUT = Enable  
I
L(I)  
Input Leakage Current  
Any Input (0V<=VIN<= 6V)  
-10  
-10  
10  
10  
uA  
uA  
IL(O)  
Output Leakage Current  
(DOUT is Disabled, 0V<=VOUT<= 6V)  
Note: 1. ICC depends on output load condition when the device is selected.  
CC(max) is specified at the output open condition.  
2. Address can be changed once or less while RAS = VIL  
I
.
3. Address can be changed once or less while CAS = VIH  
.
4. L-version.  
Rev 0.1 / Apr’01  

与GM71CS17400CJ-7相关器件

型号 品牌 描述 获取价格 数据表
GM71CS17400CL HYNIX 4,194,304 WORDS x 4 BIT CMOS DYNAMIC RAM

获取价格

GM71CS17400CL-5 HYNIX null4,194,304 WORDS x 4 BIT CMOS DYNAMIC RAM

获取价格

GM71CS17400CL-6 HYNIX null4,194,304 WORDS x 4 BIT CMOS DYNAMIC RAM

获取价格

GM71CS17400CL-7 HYNIX null4,194,304 WORDS x 4 BIT CMOS DYNAMIC RAM

获取价格

GM71CS17400CLJ-5 HYNIX Fast Page DRAM, 4MX4, 50ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOJ-26/24

获取价格

GM71CS17400CLT-5 HYNIX Fast Page DRAM, 4MX4, 50ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, TSOP2-26/24

获取价格