5秒后页面跳转
FPD95320DSCG PDF预览

FPD95320DSCG

更新时间: 2024-01-18 09:28:59
品牌 Logo 应用领域
德州仪器 - TI 光电二极管
页数 文件大小 规格书
2页 212K
描述
FPD95320DSCG

FPD95320DSCG 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:,Reach Compliance Code:compliant
风险等级:5.82湿度敏感等级:1
Base Number Matches:1

FPD95320DSCG 数据手册

 浏览型号FPD95320DSCG的Datasheet PDF文件第2页 
September 2007  
FPD95320  
320-Channel LTPS/CGS Driver with Partial Display Memory  
and MPL-1 Interface  
General Description  
Features  
The FPD95320 is a 320–channel LTPS/CGS driver with Par-  
tial Display Memory, a 18-bit RGB video interface and en-  
hanced display quality. It provides 320 output source drivers  
with a 1:3 glass multiplex ratio. It includes a 230,400-bit mem-  
ory for partial display modes, a timing controller with glass  
interface level-shifters, AC and DC VCOM drive schemes and  
glass power supply circuits. The output format can be config-  
ured to drive arbitrary display resolutions up to 320 RGB x  
480. Advanced processing features enable up-scaling of in-  
coming video to accommodate legacy graphics. There is also  
an upscale function for the Partial Display window to enable  
larger window sizes.  
Power Savings  
Self-refreshed Partial Display Mode  
Provides timing signal for on-glass charge-sharing circuit  
Standard Command Set  
Registers initialized from on-chip EEPROM  
Command-triggered profiles can change register settings  
for modes/gamma settings  
Eliminates frequent host SW changes to update register  
settings  
8 user-defined display configurations  
Programmable Settings  
The on-chip Partial Display Memory is configurable in window  
size, location and color depth. This memory can support par-  
tial display windows such as 240x320 in 3-bit mode and  
320x480 in 1-bit color mode. The partial display memory can  
be used to self-refresh a region of the display in a reduced  
power state or as an overlay for OSD and alpha-blending fea-  
tures. The FPD95320 also includes independent RGB gam-  
ma curve adjustments as well as user-definable color palettes  
for 1-bit and 3-bit Partial Display modes.  
Display resolution and glass signal timing  
Video interface timing auto-learning circuit  
VID_XFR output reduces tearing in partial mode  
Gamma curves and VCOM adjustment  
Video 2x upscale with programmable border  
Partial Display  
Configurable Partial Mode Window size, location and color  
depth  
A low-speed serial interface is provided to control display op-  
erating modes and provide access to the Partial Display  
Memory. This interface can support both 8-bit and 9-bit pro-  
tocols. A standard command set is supported to set display  
modes and operating parameters. Customized register pro-  
files associated with each command are loaded from an on-  
chip EEPROM. Registers can also be directly accessed by  
using the Register Access Mode.  
Self-refreshed partial display mode supports 1-bit and 3-  
bit depths  
OSD function with Partial RAM data in video mode  
Alpha blending, including transparent mode  
Partial Window 2x upscale with border color  
Interfaces  
Low-Speed Serial Interface for commands, register  
access and partial memory access  
18-bit RGB Video interface  
MPL1 high-speed serial interface  
System Diagrams  
30036904  
© 2007 National Semiconductor Corporation  
300369  
www.national.com  

与FPD95320DSCG相关器件

型号 品牌 获取价格 描述 数据表
FPDA200V FILTRONIC

获取价格

HIGH PERFORMANCE PHEMT WITH SOURCE VIAS
FPDB20PH60 FAIRCHILD

获取价格

Smart Power Module for Front-End Rectifier
FPDB30PH60 FAIRCHILD

获取价格

Smart Power Module for Front-End Rectifier
FPDB30PH60 ONSEMI

获取价格

用于两相无桥式功率因数校正的 PFC SPM® 3 系列
FPDB40PH60B FAIRCHILD

获取价格

Smart Power Module for Front-End Rectifier
FPDB40PH60B ONSEMI

获取价格

PFC 智能功率模块,600V,40A
FPDB50PH60 ONSEMI

获取价格

PFC 智能功率模块,600V,50A
FPDB50PH60 FAIRCHILD

获取价格

Smart Power Module for Front-End Rectifier
FPDB60PH60B FAIRCHILD

获取价格

Smart Power Module for Front-End Rectifier
FPDB60PH60B ONSEMI

获取价格

PFC 智能功率模块,600V,60A