5秒后页面跳转
FDMF6707V PDF预览

FDMF6707V

更新时间: 2024-02-08 07:06:52
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 服务器主板节能技术
页数 文件大小 规格书
17页 762K
描述
Extra-Small, High-Performance, High-Frequency DrMOS Module

FDMF6707V 技术参数

是否无铅:不含铅生命周期:Active
包装说明:QFN-40Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:20 weeks风险等级:1.42
Is Samacsys:N高边驱动器:YES
接口集成电路类型:HALF BRIDGE BASED MOSFET DRIVERJESD-30 代码:S-PQCC-N40
JESD-609代码:e3长度:6 mm
湿度敏感等级:1功能数量:1
端子数量:40最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG峰值回流温度(摄氏度):NOT SPECIFIED
座面最大高度:1.1 mm最大供电电压:15 V
最小供电电压:3 V标称供电电压:12 V
电源电压1-最大:5.5 V电源电压1-分钟:4.5 V
电源电压1-Nom:5 V表面贴装:YES
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:6 mmBase Number Matches:1

FDMF6707V 数据手册

 浏览型号FDMF6707V的Datasheet PDF文件第1页浏览型号FDMF6707V的Datasheet PDF文件第2页浏览型号FDMF6707V的Datasheet PDF文件第4页浏览型号FDMF6707V的Datasheet PDF文件第5页浏览型号FDMF6707V的Datasheet PDF文件第6页浏览型号FDMF6707V的Datasheet PDF文件第7页 
Pin Configuration  
Figure 3.  
Bottom View  
Figure 4.  
Top View  
Pin Definitions  
Pin # Name  
Description  
When SMOD#=HIGH, the low-side driver is the inverse of PWM input. When SMOD#=LOW, the  
SMOD# low-side driver is disabled. This pin has a 10µA internal pull-up current source. Do not add a noise  
filter capacitor.  
1
2
3
VCIN Linear regulator 5V output. Minimum 1µF ceramic capacitor recommended from this pin to CGND.  
Linear regulator input. Minimum 1µF ceramic capacitor is recommended connected as close as  
VDRV  
possible from this pin to CGND.  
Bootstrap supply input. Provides voltage supply to the high-side MOSFET driver. Connect a  
bootstrap capacitor from this pin to PHASE.  
4
BOOT  
5, 37,  
41  
CGND IC ground. Ground return for driver IC.  
6
7
GH  
For manufacturing test only. This pin must float: it must not be connected to any pin.  
PHASE Switch node pin for bootstrap capacitor routing; electrically shorted to VSWH pin.  
No connect. The pin is not electrically connected internally, but can be connected to VIN for  
convenience.  
8
NC  
9 - 14,  
42  
VIN  
Power input. Output stage supply voltage.  
15, 29 -  
35, 43  
Switch node input. Provides return for high-side bootstrapped driver and acts as a sense point for  
the adaptive shoot-through protection.  
VSWH  
16 – 28 PGND Power ground. Output stage ground. Source pin of the low-side MOSFET.  
36  
GL  
For manufacturing test only. This pin must float. It must not be connected to any pin.  
Thermal warning flag, open collector output. When temperature exceeds the trip limit, the output  
is pulled LOW. THWN# does not disable the module.  
38  
THWN#  
Output disable. When LOW, this pin disables the power MOSFET switching (GH and GL are held  
LOW). This pin has a 10µA internal pull-down current source. Do not add a noise filter capacitor.  
39  
40  
DISB#  
PWM PWM signal input. This pin accepts a 3-state 3.3V PWM signal from the controller.  
© 2011 Fairchild Semiconductor Corporation  
FDMF6707V • Rev. 1.0.3  
www.fairchildsemi.com  
3

与FDMF6707V相关器件

型号 品牌 描述 获取价格 数据表
FDMF6708N FAIRCHILD New Products, Tips and Tools for Power and Mobile Applications

获取价格

FDMF6730 FAIRCHILD Driver plus FET Multi-chip Module

获取价格

FDMF6820A FAIRCHILD New Products, Tips and Tools for Power and Mobile Applications

获取价格

FDMF6820A ONSEMI 超小型、高性能、高频率 DrMOS 模块

获取价格

FDMF6820B FAIRCHILD New Products, Tips and Tools for Power and Mobile Applications

获取价格

FDMF6820B ONSEMI 超小型、高性能、高频DrMOS模块

获取价格