Support &
Community
Product
Folder
Order
Now
Tools &
Software
Technical
Documents
TMS320F280025, TMS320F280025C, TMS320F280024, TMS320F280024C
TMS320F280023, TMS320F280023C, TMS320F280022, TMS320F280021
SPRSP45 –MARCH 2020
TMS320F28002x Microcontrollers
1 Device Overview
1.1 Features
1
• TMS320C28x 32-bit DSP core at 100 MHz
– IEEE 754 Floating-Point Unit (FPU)
– Support for Fast Integer Division (FINTDIV)
– Trigonometric Math Unit (TMU)
• Analog system
– Two 3.45-MSPS, 12-bit Analog-to-Digital
Converters (ADCs)
– Up to 16 external channels
– Four integrated Post-Processing Blocks
(PPB) per ADC
– Support for Nonlinear Proportional Integral
Derivative (NLPID) control
– Four windowed comparators (CMPSS) with
12-bit reference Digital-to-Analog Converters
(DACs)
– CRC Engine and Instructions (VCRC)
– Ten hardware breakpoints (with ERAD)
• On-chip memory
– Digital glitch filters
• Enhanced control peripherals
– 128KB (64KW) of flash (ECC-protected)
– 24KB (12KW) of RAM (ECC or parity-protected)
– Dual-zone security
– 14 ePWM channels with eight channels that
have high-resolution capability (150-ps
resolution)
• Clock and system control
– Two internal zero-pin 10-MHz oscillators
– On-chip crystal oscillator or external clock input
– Windowed watchdog timer module
– Missing clock detection circuitry
– Dual-clock Comparator (DCC)
• Single 3.3-V supply
– Internal VREG generation
– Brownout reset (BOR) circuit
• System peripherals
– Integrated dead-band support
– Integrated hardware trip zones (TZs)
– Three Enhanced Capture (eCAP) modules
– High-resolution Capture (HRCAP) available
on one of the three eCAP modules
– Two Enhanced Quadrature Encoder Pulse
(eQEP) modules with support for CW/CCW
operation modes
• Configurable Logic Block (CLB)
– Augments existing peripheral capability
– Supports position manager solutions
• Host Interface Controller (HIC)
– Access to internal memory from an external host
• Background CRC (BGCRC)
– 6-channel Direct Memory Access (DMA)
controller
– 39 individually programmable multiplexed
General-Purpose Input/Output (GPIO) pins
– 16 digital inputs on analog pins
– Enhanced Peripheral Interrupt Expansion (ePIE)
– Multiple low-power mode (LPM) support
– One cycle CRC computation on 32 bits of data
• Diagnostic features
– Embedded Real-time Analysis and Diagnostic
(ERAD)
– Unique Identification (UID) number
– Memory Power On Self Test (MPOST)
– Hardware Built-in Self Test (HWBIST)
• Package options:
– 80-pin Low-profile Quad Flatpack (LQFP)
[PN suffix]
– 64-pin LQFP [PM suffix]
– 48-pin LQFP [PT suffix]
• Temperature options:
• Communications peripherals
– One Power-Management Bus (PMBus) interface
– Two Inter-integrated Circuit (I2C) interfaces
– One Controller Area Network (CAN) bus port
– Two Serial Peripheral Interface (SPI) ports
– One Serial Communication Interface (SCI)
– Two Local Interconnect Network (LIN) interfaces
– S: –40°C to 125°C junction
– Q: –40ºC to 125ºC free-air
(AEC Q100 qualification for automotive
applications)
– Fast Serial Interface (FSI) with one transmitter
and one receiver (up to 200Mbps)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. ADVANCE INFORMATION for pre-production products; subject to
change without notice.