5秒后页面跳转
EX64-FTQ100 PDF预览

EX64-FTQ100

更新时间: 2024-01-23 09:16:50
品牌 Logo 应用领域
美高森美 - MICROSEMI 时钟可编程逻辑
页数 文件大小 规格书
48页 2588K
描述
Field Programmable Gate Array, 3000 Gates, 178MHz, CMOS, PQFP100, TQFP-100

EX64-FTQ100 技术参数

是否Rohs认证:不符合生命周期:Active
包装说明:QFP, QFP100,.63SQ,20Reach Compliance Code:unknown
风险等级:5.87Is Samacsys:N
最大时钟频率:178 MHzJESD-30 代码:S-PQFP-G100
输入次数:53逻辑单元数量:192
输出次数:53端子数量:100
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP100,.63SQ,20封装形状:SQUARE
封装形式:FLATPACK电源:2.5,2.5/5 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
子类别:Field Programmable Gate Arrays表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUADBase Number Matches:1

EX64-FTQ100 数据手册

 浏览型号EX64-FTQ100的Datasheet PDF文件第2页浏览型号EX64-FTQ100的Datasheet PDF文件第3页浏览型号EX64-FTQ100的Datasheet PDF文件第4页浏览型号EX64-FTQ100的Datasheet PDF文件第5页浏览型号EX64-FTQ100的Datasheet PDF文件第6页浏览型号EX64-FTQ100的Datasheet PDF文件第7页 
Revision 10  
eX Family FPGAs  
Single-Chip Solution  
Nonvolatile  
Leading Edge Performance  
240 MHz System Performance  
350 MHz Internal Performance  
3.9 ns Clock-to-Out (Pad-to-Pad)  
Live on Power-Up  
No Power-Up/Down Sequence Required for Supply  
Voltages  
Configurable Weak-Resistor Pull-Up or Pull-Down for  
Tristated Outputs during Power-Up  
Specifications  
Individual Output Slew Rate Control  
3,000 to 12,000 Available System Gates  
2.5 V, 3.3 V, and 5.0 V Mixed-Voltage Operation with  
5.0V Input Tolerance and 5.0V Drive Strength  
Maximum 512 Flip-Flops (Using CC Macros)  
0.22 µm CMOS Process Technology  
Software Design Support with Microsemi Designer and  
Libero® Integrated Design Environment (IDE) Tools  
Up to 132 User-Programmable I/O Pins  
Up to 100% Resource Utilization with 100% Pin Locking  
Deterministic Timing  
Features  
Unique In-System Diagnostic and Verification Capability  
with Silicon Explorer II  
High-Performance, Low-Power Antifuse FPGA  
Boundary Scan Testing in Compliance with IEEE  
Standard 1149.1 (JTAG)  
LP/Sleep Mode for Additional Power Savings  
Advanced Small-Footprint Packages  
Hot-Swap Compliant I/Os  
Fuselock™ Secure Programming Technology Designed  
to Prevent Reverse Engineering and Design Theft  
Product Profile  
Device  
eX64  
eX128  
eX256  
Capacity  
3,000  
2,000  
6,000  
4,000  
12,000  
8,000  
System Gates  
Typical Gates  
Register Cells  
Dedicated Flip-Flops  
Maximum Flip-Flops  
64  
128  
128  
256  
256  
512  
Combinatorial Cells  
Maximum User I/Os  
128  
84  
256  
100  
512  
132  
Global Clocks  
Hardwired  
Routed  
1
2
1
2
1
2
Speed Grades  
F, Std, –P  
C, I, A  
F, Std, –P  
C, I, A  
F, Std, –P  
C, I, A  
Temperature Grades*  
Package (by pin count)  
TQ  
64, 100  
64, 100  
100  
Note: *Refer to the eX Automotive Family FPGAs datasheet for details on automotive temperature offerings.  
October 2012  
I
© 2012 Microsemi Corporation  
 

与EX64-FTQ100相关器件

型号 品牌 获取价格 描述 数据表
EX64-FTQ100A ACTEL

获取价格

eX Automotive Family FPGAs
EX64-FTQ100I ACTEL

获取价格

eX Automotive Family FPGAs
EX64-FTQ100PP ACTEL

获取价格

eX Family FPGAs
EX64-FTQ100X79 ACTEL

获取价格

Field Programmable Gate Array, 128 CLBs, 3000 Gates, 178MHz, 192-Cell, CMOS, PQFP100, 0.50
EX64-FTQ128 ETC

获取价格

eX Family FPGAs
EX64-FTQ128I ETC

获取价格

eX Family FPGAs
EX64-FTQ128PP ETC

获取价格

eX Family FPGAs
EX64-FTQ180 ETC

获取价格

eX Family FPGAs
EX64-FTQ180I ETC

获取价格

eX Family FPGAs
EX64-FTQ180PP ETC

获取价格

eX Family FPGAs