5秒后页面跳转
EPM1270T144C3N PDF预览

EPM1270T144C3N

更新时间: 2024-01-04 16:16:05
品牌 Logo 应用领域
英特尔 - INTEL 输入元件可编程逻辑
页数 文件大小 规格书
88页 982K
描述
Flash PLD, 6.2ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

EPM1270T144C3N 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:QFP
包装说明:22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144针数:144
Reach Compliance Code:unknownECCN代码:3A991
HTS代码:8542.39.00.01风险等级:3.34
其他特性:IT CAN ALSO OPERATE AT 3.3V系统内可编程:YES
JESD-30 代码:S-PQFP-G144JESD-609代码:e3
JTAG BST:YES长度:20 mm
湿度敏感等级:3专用输入次数:
I/O 线路数量:116宏单元数:980
端子数量:144最高工作温度:85 °C
最低工作温度:组织:0 DEDICATED INPUTS, 116 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP144,.87SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:1.5/3.3,2.5/3.3 V
可编程逻辑类型:FLASH PLD传播延迟:6.2 ns
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Programmable Logic Devices最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:20 mmBase Number Matches:1

EPM1270T144C3N 数据手册

 浏览型号EPM1270T144C3N的Datasheet PDF文件第1页浏览型号EPM1270T144C3N的Datasheet PDF文件第2页浏览型号EPM1270T144C3N的Datasheet PDF文件第4页浏览型号EPM1270T144C3N的Datasheet PDF文件第5页浏览型号EPM1270T144C3N的Datasheet PDF文件第6页浏览型号EPM1270T144C3N的Datasheet PDF文件第7页 
1. Introduction  
MII51001-1.9  
Introduction  
®
The MAX II family of instant-on, non-volatile CPLDs is based on a 0.18-µm,  
6-layer-metal-flash process, with densities from 240 to 2,210 logic elements (LEs) (128  
to 2,210 equivalent macrocells) and non-volatile storage of 8 Kbits. MAX II devices  
offer high I/O counts, fast performance, and reliable fitting versus other CPLD  
architectures. Featuring MultiVolt core, a user flash memory (UFM) block, and  
enhanced in-system programmability (ISP), MAX II devices are designed to reduce  
cost and power while providing programmable solutions for applications such as bus  
bridging, I/O expansion, power-on reset (POR) and sequencing control, and device  
configuration control.  
Features  
The MAX II CPLD has the following features:  
Low-cost, low-power CPLD  
Instant-on, non-volatile architecture  
Standby current as low as 25 µA  
Provides fast propagation delay and clock-to-output times  
Provides four global clocks with two clocks available per logic array block (LAB)  
UFM block up to 8 Kbits for non-volatile storage  
MultiVolt core enabling external supply voltages to the device of either  
3.3 V/2.5 V or 1.8 V  
MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, and 1.5-V logic levels  
Bus-friendly architecture including programmable slew rate, drive strength,  
bus-hold, and programmable pull-up resistors  
Schmitt triggers enabling noise tolerant inputs (programmable per pin)  
I/Os are fully compliant with the Peripheral Component Interconnect Special  
Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2 for 3.3-V  
operation at 66 MHz  
Supports hot-socketing  
Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry  
compliant with IEEE Std. 1149.1-1990  
ISP circuitry compliant with IEEE Std. 1532  
© August 2009 Altera Corporation  
MAX II Device Handbook  

与EPM1270T144C3N相关器件

型号 品牌 描述 获取价格 数据表
EPM1270T144C4N ALTERA Flash PLD, 8.1ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

获取价格

EPM1270T144C4N INTEL Flash PLD, 8.1ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

获取价格

EPM1270T144C5 INTEL Flash PLD, 10ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, TQFP-144

获取价格

EPM1270T144C5N INTEL Flash PLD, 10ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

获取价格

EPM1270T144C5N ALTERA Flash PLD, 10ns, 980-Cell, CMOS, PQFP144, 22 X 22 MM, 0.50 MM PITCH, LEAD FREE, TQFP-144

获取价格

EPM1270T144I3 INTEL Flash PLD, 6.2ns, 980-Cell, CMOS, PQFP144

获取价格