EPF6024AQC208-3 PDF预览

EPF6024AQC208-3

更新时间: 2025-09-06 19:11:15
品牌 Logo 应用领域
英特尔 - INTEL /
页数 文件大小 规格书
182页 2928K
描述
元器件封装:208-PQFP;逻辑单元数量:1960;CLB数量:196;IO线数量:171;最小工作电压(V):3V;最大工作电压(V):3.6V;最小工作温度(℃):0°C;最大工作温度(℃):85°C(TJ);

EPF6024AQC208-3 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:FQFP, QFP208,1.2SQ,20Reach Compliance Code:compliant
ECCN代码:3A991HTS代码:8542.39.00.01
风险等级:7.34其他特性:CAN ALSO BE USED 24000 LOGIC GATES
最大时钟频率:133 MHzJESD-30 代码:S-PQFP-G208
JESD-609代码:e0长度:28 mm
湿度敏感等级:3专用输入次数:4
I/O 线路数量:171输入次数:171
逻辑单元数量:1960输出次数:171
端子数量:208最高工作温度:85 °C
最低工作温度:组织:4 DEDICATED INPUTS, 171 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装等效代码:QFP208,1.2SQ,20
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):220电源:2.5/3.3,3.3 V
可编程逻辑类型:LOADABLE PLD认证状态:Not Qualified
座面最大高度:4.1 mm子类别:Field Programmable Gate Arrays
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:28 mm
Base Number Matches:1

EPF6024AQC208-3 数据手册

 浏览型号EPF6024AQC208-3的Datasheet PDF文件第2页浏览型号EPF6024AQC208-3的Datasheet PDF文件第3页浏览型号EPF6024AQC208-3的Datasheet PDF文件第4页浏览型号EPF6024AQC208-3的Datasheet PDF文件第5页浏览型号EPF6024AQC208-3的Datasheet PDF文件第6页浏览型号EPF6024AQC208-3的Datasheet PDF文件第7页 
Package Information Datasheet for  
Mature Altera Devices  
DS-PKG-16.8  
This datasheet provides package and thermal resistance information for mature  
Altera® devices. Package information includes the ordering code reference, package  
acronym, leadframe material, lead finish (plating), JEDEC outline reference, lead  
coplanarity, weight, moisture sensitivity level, and other special information. The  
thermal resistance information includes device pin count, package name, and  
resistance values.  
This datasheet includes the following sections:  
“Device and Package Cross Reference” on page 1  
“Thermal Resistance” on page 23  
“Package Outlines” on page 44  
f
For more package and thermal resistance information about Altera devices that are  
not listed in this datasheet, refer to the Package and Thermal Resistance page of the  
Altera website.  
f
f
For information about trays, tubes, and dry packs, refer to AN 71: Guidelines for  
Handling J-Lead, QFP, and BGA Devices.  
RoHS-compliant devices are compatible with leaded-reflow temperatures. For more  
information, refer to Altera’s RoHS-Compliant Devices literature page.  
Device and Package Cross Reference  
Table 2 through Table 22 lists the device, package type, and number of pins for each  
Altera device listed in this datasheet. Altera devices listed in this datasheet are  
available in the following packages:  
Ball-Grid Array (BGA)  
Ceramic Pin-Grid Array (PGA)  
FineLine BGA (FBGA)  
Hybrid FineLine BGA (HBGA)  
Plastic Dual In-Line Package (PDIP)  
Plastic Enhanced Quad Flat Pack (EQFP)  
Plastic J-Lead Chip Carrier (PLCC)  
Plastic Quad Flat Pack (PQFP)  
Power Quad Flat Pack (RQFP)  
Thin Quad Flat Pack (TQFP)  
Ultra FineLine BGA (UBGA)  
© December 2011 Altera Corporation  
Package Information Datasheet for Mature Altera Devices  

与EPF6024AQC208-3相关器件

型号 品牌 获取价格 描述 数据表
EPF6024AQC208-3N ALTERA

获取价格

Programmable Logic Device Family
EPF6024AQC208-3N INTEL

获取价格

元器件封装:208-PQFP;逻辑单元数量:1960;CLB数量:196;IO线数量:17
EPF6024AQC240-1 INTEL

获取价格

IC FPGA 199 I/O 240QFP
EPF6024AQC240-1N ALTERA

获取价格

Loadable PLD, CMOS, PQFP240, PLASTIC, QFP-240
EPF6024AQC240-1N INTEL

获取价格

元器件封装:240-PQFP(32x32);逻辑单元数量:1960;最小工作温度(℃):0
EPF6024AQC240-2 INTEL

获取价格

元器件封装:240-PQFP(32x32);逻辑单元数量:1960;CLB数量:196;I
EPF6024AQC240-2N ALTERA

获取价格

Loadable PLD, CMOS, PQFP240, PLASTIC, QFP-240
EPF6024AQC240-2N INTEL

获取价格

IC FPGA 199 I/O 240QFP
EPF6024AQC240-3 ALTERA

获取价格

Programmable Logic Device Family
EPF6024AQC240-3 INTEL

获取价格

IC FPGA 199 I/O 240QFP