5秒后页面跳转
EPF10K50SQC208-3 PDF预览

EPF10K50SQC208-3

更新时间: 2024-02-27 06:50:53
品牌 Logo 应用领域
英特尔 - INTEL 可编程逻辑
页数 文件大小 规格书
100页 1519K
描述
Loadable PLD, 0.5ns, CMOS, PQFP208, 30.60 X 30.60 MM, 0.50 MM PITCH, PLASTIC, QFP-208

EPF10K50SQC208-3 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:FQFP, QFP208,1.2SQ,20Reach Compliance Code:compliant
ECCN代码:3A991HTS代码:8542.39.00.01
风险等级:5.1Is Samacsys:N
JESD-30 代码:S-PQFP-G208JESD-609代码:e0
长度:28 mm湿度敏感等级:3
I/O 线路数量:147输入次数:147
逻辑单元数量:2880输出次数:147
端子数量:208最高工作温度:70 °C
最低工作温度:组织:147 I/O
输出函数:MIXED封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装等效代码:QFP208,1.2SQ,20
封装形状:SQUARE封装形式:FLATPACK, FINE PITCH
峰值回流温度(摄氏度):220电源:2.5,2.5/3.3 V
可编程逻辑类型:LOADABLE PLD传播延迟:0.5 ns
认证状态:Not Qualified座面最大高度:4.1 mm
子类别:Field Programmable Gate Arrays最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:28 mmBase Number Matches:1

EPF10K50SQC208-3 数据手册

 浏览型号EPF10K50SQC208-3的Datasheet PDF文件第2页浏览型号EPF10K50SQC208-3的Datasheet PDF文件第3页浏览型号EPF10K50SQC208-3的Datasheet PDF文件第4页浏览型号EPF10K50SQC208-3的Datasheet PDF文件第5页浏览型号EPF10K50SQC208-3的Datasheet PDF文件第6页浏览型号EPF10K50SQC208-3的Datasheet PDF文件第7页 
FLEX 10KE  
Embedded Programmable  
Logic Device  
®
January 2003, ver. 2.5  
Data Sheet  
Embedded programmable logic devices (PLDs), providing  
system-on-a-programmable-chip (SOPC) integration in a single  
device  
Features...  
Enhanced embedded array for implementing megafunctions  
such as efficient memory and specialized logic functions  
Dual-port capability with up to 16-bit width per embedded array  
block (EAB)  
Logic array for general logic functions  
High density  
30,000 to 200,000 typical gates (see Tables 1 and 2)  
Up to 98,304 RAM bits (4,096 bits per EAB), all of which can be  
used without reducing logic capacity  
System-level features  
MultiVoltTM I/ O pins can drive or be driven by 2.5-V, 3.3-V, or  
5.0-V devices  
Low power consumption  
Bidirectional I/ O performance (tSU and tCO) up to 212 MHz  
Fully compliant with the PCI Special Interest Group (PCI SIG)  
PCI Local Bus Specification, Revision 2.2 for 3.3-V operation at  
33 MHz or 66 MHz  
-1 speed grade devices are compliant with PCI Local Bus  
Specification, Revision 2.2, for 5.0-V operation  
Built-in Joint Test Action Group (JTAG) boundary-scan test  
(BST) circuitry compliant with IEEE Std. 1149.1-1990, available  
without consuming additional device logic  
For information on 5.0-V FLEX® 10K or 3.3-V FLEX 10KA devices, see the  
FLEX 10K Embedded Programmable Logic Family Data Sheet.  
f
Table 1. FLEX 10KE Device Features  
Feature  
EPF10K30E  
EPF10K50E  
EPF10K50S  
Typical gates (1)  
Maximum system gates  
Logic elements (LEs)  
EABs  
30,000  
119,000  
1,728  
6
50,000  
199,000  
2,880  
10  
Total RAM bits  
24,576  
220  
40,960  
254  
Maximum user I/O pins  
Altera Corporation  
1
DS-F10KE-2.5  

与EPF10K50SQC208-3相关器件

型号 品牌 获取价格 描述 数据表
EPF10K50SQC208-3N INTEL

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP208, 30.60 X 30.60 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EPF10K50SQC240-1 ALTERA

获取价格

Loadable PLD, 0.3ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240
EPF10K50SQC240-1N ALTERA

获取价格

Loadable PLD, 0.3ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240
EPF10K50SQC240-1X ALTERA

获取价格

Loadable PLD, 0.3ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240
EPF10K50SQC240-2 ALTERA

获取价格

Loadable PLD, 0.4ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240
EPF10K50SQC240-2N ALTERA

获取价格

Loadable PLD, 0.4ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240
EPF10K50SQC240-2X ETC

获取价格

Field Programmable Gate Array (FPGA)
EPF10K50SQC240-3 ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240
EPF10K50SQC240-3N ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240
EPF10K50SQC240-3X ALTERA

获取价格

Loadable PLD, 0.5ns, CMOS, PQFP240, 34.60 X 34.60 MM, 0.50 MM PITCH, PLASTIC, QFP-240