Datasheet > EPF10K10LI84-4

EPF10K10LI84-4

更新时间： 2023-01-03 09:25:27

品牌	Logo	应用领域
英特尔 - INTEL		/
页数	文件大小	规格书
143页	1990K
描述
Loadable PLD, 0.6ns, CMOS, PQCC84, PLASTIC, LCC-84

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EPF10K10LI84-4 数据手册

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

For more information, see the following documents:

ꢀ

Configuration Devices for APEX & FLEX Devices Data Sheet

BitBlaster Serial Download Cable Data Sheet

ByteBlasterMV Parallel Port Download Cable Data Sheet

Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000

Devices)

FLEX 10K devices are supported by Altera development systems; single,

integrated packages that offer schematic, text (including AHDL), and

waveform design entry, compilation and logic synthesis, full simulation

and worst-case timing analysis, and device configuration. The Altera

software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and

other interfaces for additional design entry and simulation support from

other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for

synthesis and simulation. For example, the Altera software can generate

Verilog HDL files for simulation with tools such as Cadence Verilog-XL.

Additionally, the Altera software contains EDA libraries that use device-

specific features such as carry chains which are used for fast counter and

arithmetic functions. For instance, the Synopsys Design Compiler library

supplied with the Altera development systems include DesignWare

functions that are optimized for the FLEX 10K architecture.

The Altera development systems run on Windows-based PCs and Sun

SPARCstation, and HP 9000 Series 700/ 800 workstations.

See the MAX+PLUS II Programmable Logic Development System & Software

Data Sheet for more information.

Functional

Each FLEX 10K device contains an embedded array to implement

memory and specialized logic functions, and a logic array to implement

general logic.

Description

The embedded array consists of a series of EABs. When implementing

memory functions, each EAB provides 2,048 bits, which can be used to

create RAM, ROM, dual-port RAM, or first-in first-out (FIFO) functions.

When implementing logic, each EAB can contribute 100 to 600 gates

towards complex logic functions, such as multipliers, microcontrollers,

state machines, and DSP functions. EABs can be used independently, or

multiple EABs can be combined to implement larger functions.

Altera Corporation

1...4 5 678 9 10...143

下载PDF

与EPF10K10LI84-4相关器件

型号	品牌	描述	获取价格	数据表
EPF10K10QC208-3N	INTEL	Loadable PLD, 0.5ns, CMOS, PQFP208, PLASTIC, QFP-208	获取价格
EPF10K10QC208-4	ALTERA	Embedded Programmable Logic Device Family	获取价格
EPF10K10QC208-4N	ALTERA	Loadable PLD, 0.6ns, CMOS, PQFP208, PLASTIC, QFP-208	获取价格
EPF10K10QC208-4N	INTEL	Loadable PLD, 0.6ns, CMOS, PQFP208, PLASTIC, QFP-208	获取价格
EPF10K10QC240-5	ALTERA	Loadable PLD, 27ns, CMOS, PQFP240, QFP-240	获取价格
EPF10K10QI208-3	ALTERA	Loadable PLD, 16.1ns, CMOS, PQFP208, PLASTIC, QFP-208	获取价格