Datasheet > EP20K200EQC240-3

EP20K200EQC240-3

更新时间： 2025-09-06 19:11:15

品牌	Logo	应用领域
英特尔 - INTEL		/
页数	文件大小	规格书
182页	2928K
描述
元器件封装:240-PQFP（32x32）;逻辑单元数量:8320;CLB数量:832;IO线数量:168;最小工作电压(V):1.71V;最大工作电压(V):1.89V;最小工作温度(℃):0°C;最大工作温度(℃):85°C（TJ）;

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EP20K200EQC240-3 数据手册

Package Information Datasheet for

Mature Altera Devices

DS-PKG-16.8

This datasheet provides package and thermal resistance information for mature

Altera^®devices. Package information includes the ordering code reference, package

acronym, leadframe material, lead finish (plating), JEDEC outline reference, lead

coplanarity, weight, moisture sensitivity level, and other special information. The

thermal resistance information includes device pin count, package name, and

resistance values.

This datasheet includes the following sections:

■

“Device and Package Cross Reference” on page 1

“Thermal Resistance” on page 23

“Package Outlines” on page 44

For more package and thermal resistance information about Altera devices that are

not listed in this datasheet, refer to the Package and Thermal Resistance page of the

Altera website.

For information about trays, tubes, and dry packs, refer to AN 71: Guidelines for

Handling J-Lead, QFP, and BGA Devices.

RoHS-compliant devices are compatible with leaded-reflow temperatures. For more

information, refer to Altera’s RoHS-Compliant Devices literature page.

Device and Package Cross Reference

Table 2 through Table 22 lists the device, package type, and number of pins for each

Altera device listed in this datasheet. Altera devices listed in this datasheet are

available in the following packages:

■

Ball-Grid Array (BGA)

Ceramic Pin-Grid Array (PGA)

FineLine BGA (FBGA)

Hybrid FineLine BGA (HBGA)

Plastic Dual In-Line Package (PDIP)

Plastic Enhanced Quad Flat Pack (EQFP)

Plastic J-Lead Chip Carrier (PLCC)

Plastic Quad Flat Pack (PQFP)

Power Quad Flat Pack (RQFP)

Thin Quad Flat Pack (TQFP)

Ultra FineLine BGA (UBGA)

Package Information Datasheet for Mature Altera Devices

12 3 4 5 6 7...182

中文翻译

下载PDF

与EP20K200EQC240-3相关器件

型号	品牌	获取价格	描述	数据表
EP20K200EQC240-3ES	ETC	获取价格	FPGA
EP20K200EQC240-3N	INTEL	获取价格	IC FPGA 168 I/O 240QFP
EP20K200EQC240-3V	ALTERA	获取价格	Field Programmable Gate Array
EP20K200EQC240ES	ALTERA	获取价格	Loadable PLD, PQFP240, 34.90 X 34.90 MM, 0.50 MM PITCH, PLASTIC, QFP-240
EP20K200EQCI208-1V	ALTERA	获取价格	Field Programmable Gate Array
EP20K200EQI208-1	ALTERA	获取价格	Loadable PLD, CMOS, PQFP208, 30.40 X 30.40 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EP20K200EQI208-1ES	ETC	获取价格	FPGA
EP20K200EQI208-1X	ALTERA	获取价格	Loadable PLD, CMOS, PQFP208, 30.40 X 30.40 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EP20K200EQI208-2	ALTERA	获取价格	Loadable PLD, CMOS, PQFP208, 30.40 X 30.40 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EP20K200EQI208-2ES	ETC	获取价格	FPGA