5秒后页面跳转
EFR32BG21B010F1024IM32 PDF预览

EFR32BG21B010F1024IM32

更新时间: 2023-12-06 20:00:54
品牌 Logo 应用领域
芯科 - SILICON 无线
页数 文件大小 规格书
83页 1425K
描述
EFR32BG21B010F1024IM32 EFR32BG21 系列 2 无线 SoC 包含 80 MHz ARM Cortex-M33 内核,可提供卓越的处理能力,而集成的安全子系统可提供领先

EFR32BG21B010F1024IM32 数据手册

 浏览型号EFR32BG21B010F1024IM32的Datasheet PDF文件第4页浏览型号EFR32BG21B010F1024IM32的Datasheet PDF文件第5页浏览型号EFR32BG21B010F1024IM32的Datasheet PDF文件第6页浏览型号EFR32BG21B010F1024IM32的Datasheet PDF文件第8页浏览型号EFR32BG21B010F1024IM32的Datasheet PDF文件第9页浏览型号EFR32BG21B010F1024IM32的Datasheet PDF文件第10页 
EFR32BG21B Gecko Wireless SoC Family Data Sheet  
System Overview  
3. System Overview  
3.1 Introduction  
The EFR32 product family combines an energy-friendly MCU with a high performance radio transceiver. The devices are well suited for  
secure connected IoT multiprotocol devices requiring high performance and low energy consumption. This section gives a short intro-  
duction to the full radio and MCU system. The detailed functional description can be found in the EFR32xG21 Reference Manual.  
A block diagram of the EFR32BG21B family is shown in Figure 3.1 Detailed EFR32BG21B Block Diagram on page 7. The diagram  
shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult  
Ordering Information.  
Radio Transciever  
Port I/O Configuration  
Digital Peripherals  
IOVDD  
RF Frontend  
DEMOD  
IFADC  
AGC  
I
LNA  
Q
PGA  
RF2G4_IO1  
RF2G4_IO2  
LETIMER  
PA  
PA  
Port A  
Drivers  
PAn  
Frequency  
Synthesizer  
TIMER  
RTC  
MOD  
Port B  
PBn  
PCn  
PDn  
Drivers  
USART  
I2C  
Port  
Mapper  
Reset  
Management  
Unit  
Port C  
Drivers  
ARM Cortex-M33 Core  
RESETn  
Serial Wire  
and ETM  
Debug /  
Up to 1024 kB Flash  
Program Memory  
Debug Signals  
(shared w/GPIO)  
Brown Out /  
Power-On  
Reset  
Crypto  
Accelerator  
Port D  
Drivers  
Up to 96 KB RAM  
TrustZone  
Programming  
A
H
B
A
P
B
TRNG  
CRC  
Floating Point Unit  
DMA Controller  
Energy Management  
PAVDD  
RFVDD  
IOVDD  
AVDD  
Analog Peripherals  
Watchdog  
Timer  
Internal  
Reference  
DVDD  
Clock Management  
ULFRCO  
Voltage  
Regulator  
VDD  
12-bit ADC  
FSRCO  
HFRCOEM2  
LFRCO  
LFXO  
DECOUPLE  
LFXTAL_I  
LFXTAL_O  
HFXTAL_I  
HFXTAL_O  
+
-
HFRCO  
HFXO  
Analog Comparator  
Figure 3.1. Detailed EFR32BG21B Block Diagram  
3.2 Radio  
The EFR32BG21B features a highly configurable radio transceiver supporting the Bluetooth Low Energy wireless protocol.  
3.2.1 Antenna Interface  
The 2.4 GHz antenna interface consists of two single-ended pins (RF2G4_IO1 and RF2G4_IO2) that interface directly to two LNAs and  
two 10 dBm PAs. For devices that support 20 dBm, these pins also interface to the 20 dBm on-chip balun. Integrated switches select  
either RF2G4_IO1 or RF2G4_IO2 to be the active path.  
The external components and power supply connections for the antenna interface typical applications are shown in the RF Matching  
Networks section.  
silabs.com | Building a more connected world.  
Rev. 1.0 | 7  

与EFR32BG21B010F1024IM32相关器件

型号 品牌 描述 获取价格 数据表
EFR32BG21B010F512IM32 SILICON EFR32BG21B010F512IM32 EFR32BG21 系列 2 无线 SoC 包

获取价格

EFR32BG21B010F768IM32 SILICON EFR32BG21B010F768IM32 EFR32BG21 系列 2 无线 SoC 包

获取价格

EFR32BG21B020F512IM32 SILICON EFR32BG21B020F512IM32 EFR32BG21 系列 2 无线 SoC 包

获取价格

EFR32BG21B020F768IM32 SILICON EFR32BG21B020F768IM32 EFR32BG21 系列 2 无线 SoC 包

获取价格

EFR32BG22 SILICON EFR32BG22 Wireless Gecko SoC Family

获取价格

EFR32BG22C112F352GM32 SILICON EFR32BG22C112F352GM32 EFR32BG22 系列 2 无线 SoC 包

获取价格