Datasheet > EBE21EE8ABFA

EBE21EE8ABFA

更新时间： 2022-12-21 23:39:56

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
27页	217K
描述
2GB Unbuffered DDR2 SDRAM DIMM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EBE21EE8ABFA 数据手册

EBE21EE8ABFA

Pin Functions

CK, /CK (input pin)

The CK and the /CK are the master clock inputs. All inputs except DMs, DQSs and DQs are referred to the cross

point of the CK rising edge and the VREF level. When a read operation, DQSs and DQs are referred to the cross

point of the CK and the /CK. When a write operation, DMs and DQs are referred to the cross point of the DQS and

the VREF level. DQSs for write operation are referred to the cross point of the CK and the /CK.

/CS (input pin)

When /CS is low, commands and data can be input. When /CS is high, all inputs are ignored. However, internal

operations (bank active, burst operations, etc.) are held.

/RAS, /CAS, and /WE (input pins)

These pins define operating commands (read, write, etc.) depending on the combinations of their voltage levels.

See "Command operation".

A0 to A13 (input pins)

Row address (AX0 to AX13) is determined by the A0 to the A13 level at the cross point of the CK rising edge and the

VREF level in a bank active command cycle. Column address (AY0 to AY9) is loaded via the A0 to the A9 at the

cross point of the CK rising edge and the VREF level in a read or a write command cycle. This column address

becomes the starting address of a burst operation.

A10 (AP) (input pin)

A10 defines the precharge mode when a precharge command, a read command or a write command is issued. If

A10 = high when a precharge command is issued, all banks are precharged. If A10 = low when a precharge

command is issued, only the bank that is selected by BA1, BA0 is precharged. If A10 = high when read or write

command, auto-precharge function is enabled. While A10 = low, auto-precharge function is disabled.

BA0, BA1, BA2 (input pin)

BA0, BA1 and BA2 are bank select signals (BA). The memory array is divided into 8 banks: bank 0 to bank 7. (See

Bank Select Signal Table)

[Bank Select Signal Table]

BA0

BA1

BA2

Bank 0

Bank 1

Bank 2

Bank 3

Bank 4

Bank 5

Bank 6

Bank 7

Remark: H: VIH. L: VIL.

Preliminary Data Sheet E0907E10 (Ver. 1.0)

1...20 21 222324 25 26 27

下载PDF

与EBE21EE8ABFA相关器件

型号	品牌	描述	获取价格	数据表
EBE21EE8ABFA-4A-E	ELPIDA	2GB Unbuffered DDR2 SDRAM DIMM	获取价格
EBE21EE8ABFA-5C-E	ELPIDA	2GB Unbuffered DDR2 SDRAM DIMM	获取价格
EBE21EE8ABFA-6E-E	ELPIDA	2GB Unbuffered DDR2 SDRAM DIMM	获取价格
EBE21EE8ABFA-8E-E	ELPIDA	2GB Unbuffered DDR2 SDRAM DIMM	获取价格
EBE21EE8ACFA	ELPIDA	2GB Unbuffered DDR2 SDRAM DIMM	获取价格
EBE21EE8ACFA-6E-E	ELPIDA	2GB Unbuffered DDR2 SDRAM DIMM	获取价格