EBE20RE4ABFA-4A-E

更新时间： 2024-02-10 19:31:23

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
29页	240K
描述
2GB Registered DDR2 SDRAM DIMM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EBE20RE4ABFA-4A-E 数据手册

浏览型号EBE20RE4ABFA-4A-E的Datasheet PDF文件第1页

浏览型号EBE20RE4ABFA-4A-E的Datasheet PDF文件第2页

浏览型号EBE20RE4ABFA-4A-E的Datasheet PDF文件第3页

浏览型号EBE20RE4ABFA-4A-E的Datasheet PDF文件第5页

浏览型号EBE20RE4ABFA-4A-E的Datasheet PDF文件第6页

EBE20RE4ABFA

Pin Description

Pin name

Function

Address input

Row address

Column address

A0 to A13

A0 to A9, A11

A10 (AP)

Auto precharge

BA0, BA1, BA2

Bank select address

Data input/output

DQ0 to DQ63

CB0 to CB7

Check bit (Data input/output)

Row address strobe command

Column address strobe command

Write enable

/RAS

/CAS

/WE

/CS0

Chip select

CKE0

Clock enable

CK0

Clock input

/CK0

Differential clock input

DQS0 to DQS17, /DQS0 to /DQS17

Input and output data strobe

Clock input for serial PD

Data input/output for serial PD

Serial address input

SCL

SDA

SA0 to SA2

VDD

Power for internal circuit

Power for serial EEPROM

Input reference voltage

Ground

VDDSPD

VREF

VSS

ODT0

ODT control

/RESET

Par_In*²

/Err_Out*²

Reset pin (forces register and PLL inputs low) *¹

Parity bit for the address and control bus

Parity error found on the address and control bus

No connection

Notes: 1. Reset pin is connected to both OE of PLL and reset to register.

2. NC, /Err_Out (Pin No. 55) and NC, Par_In (Pin No. 68) are for optional function to check address and

command parity.

Data Sheet E0873E40 (Ver. 4.0)

1 2 345 6 7...29

下载PDF

与EBE20RE4ABFA-4A-E相关器件

型号	品牌	描述	获取价格	数据表
EBE20RE4ABFA-5C-E	ELPIDA	2GB Registered DDR2 SDRAM DIMM	获取价格
EBE20RE4ABFA-6E-E	ELPIDA	2GB Registered DDR2 SDRAM DIMM	获取价格
EBE20RE4ACFA	ELPIDA	2GB Registered DDR2 SDRAM DIMM	获取价格
EBE20RE4ACFA-4A-E	ELPIDA	2GB Registered DDR2 SDRAM DIMM	获取价格
EBE20RE4ACFA-5C-E	ELPIDA	2GB Registered DDR2 SDRAM DIMM	获取价格
EBE20RE4ACFA-6E-E	ELPIDA	2GB Registered DDR2 SDRAM DIMM	获取价格