5秒后页面跳转
EBE21AD4AGFA PDF预览

EBE21AD4AGFA

更新时间: 2022-12-22 00:39:56
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
23页 197K
描述
2GB Registered DDR2 SDRAM DIMM

EBE21AD4AGFA 数据手册

 浏览型号EBE21AD4AGFA的Datasheet PDF文件第2页浏览型号EBE21AD4AGFA的Datasheet PDF文件第3页浏览型号EBE21AD4AGFA的Datasheet PDF文件第4页浏览型号EBE21AD4AGFA的Datasheet PDF文件第5页浏览型号EBE21AD4AGFA的Datasheet PDF文件第6页浏览型号EBE21AD4AGFA的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
2GB Registered DDR2 SDRAM DIMM  
EBE21AD4AGFA (256M words × 72 bits, 2 Ranks)  
Specifications  
Features  
Density: 2GB  
Double-data-rate architecture; two data transfers per  
clock cycle  
Organization  
The high-speed data transfer is realized by the 4 bits  
prefetch pipelined architecture  
256M words × 72 bits, 2 ranks  
Mounting 36 pieces of 512M bits DDR2 SDRAM  
sealed in FBGA  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
Package: 240-pin socket type dual in line memory  
module (DIMM)  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
PCB height: 30.0mm  
Lead pitch: 1.0mm  
Differential clock inputs (CK and /CK)  
Lead-free (RoHS compliant)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Power supply: VDD = 1.8V ± 0.1V  
Data rate: 667Mbps/533Mbps/400Mbps (max.)  
Commands entered on each positive CK edge; data  
referenced to both edges of DQS  
Four internal banks for concurrent operation  
(components)  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Interface: SSTL_18  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Burst lengths (BL): 4, 8  
/CAS Latency (CL): 3, 4, 5  
/DQS can be disabled for single-ended Data Strobe  
operation  
Precharge: auto precharge option for each burst  
access  
1 piece of PLL clock driver, 4 pieces of register driver  
and 1 piece of serial EEPROM (2K bits EEPROM) for  
Presence Detect (PD)  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period  
7.8µs at 0°C TC ≤ +85°C  
3.9µs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
Document No. E0866E11 (Ver. 1.1)  
Date Published February 2006 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2006  

与EBE21AD4AGFA相关器件

型号 品牌 描述 获取价格 数据表
EBE21AD4AGFA-4A-E ELPIDA 2GB Registered DDR2 SDRAM DIMM

获取价格

EBE21AD4AGFA-5C-E ELPIDA 2GB Registered DDR2 SDRAM DIMM

获取价格

EBE21AD4AGFA-6E-E ELPIDA 2GB Registered DDR2 SDRAM DIMM

获取价格

EBE21AD4AGFB ELPIDA 2GB Registered DDR2 SDRAM DIMM

获取价格

EBE21AD4AGFB-4A-E ELPIDA 2GB Registered DDR2 SDRAM DIMM

获取价格

EBE21AD4AGFB-5C-E ELPIDA 2GB Registered DDR2 SDRAM DIMM

获取价格