5秒后页面跳转
EBE11ED8AJWA PDF预览

EBE11ED8AJWA

更新时间: 2022-12-21 23:24:24
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
29页 242K
描述
1GB Unbuffered DDR2 SDRAM DIMM

EBE11ED8AJWA 数据手册

 浏览型号EBE11ED8AJWA的Datasheet PDF文件第3页浏览型号EBE11ED8AJWA的Datasheet PDF文件第4页浏览型号EBE11ED8AJWA的Datasheet PDF文件第5页浏览型号EBE11ED8AJWA的Datasheet PDF文件第7页浏览型号EBE11ED8AJWA的Datasheet PDF文件第8页浏览型号EBE11ED8AJWA的Datasheet PDF文件第9页 
EBE11ED8AJWA  
Byte No. Function described  
Maximum data access time (tAC) from  
clock at CL = X 2  
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value Comments  
26  
0
1
1
0
0
0
0
0
60H  
0.6ns*1  
-8E, -6E (CL = 3)  
-8G (CL = 4)  
0
0
0
0
1
0
0
0
0
1
1
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
0
0
0
50H  
32H  
3CH  
1EH  
0.5ns*1  
12.5ns  
15ns  
Minimum row precharge time (tRP)  
-8E  
27  
-8G, -6E  
Minimum row active to row active delay  
(tRRD)  
28  
29  
7.5ns  
Minimum /RAS to /CAS delay (tRCD)  
-8E  
0
0
0
1
0
0
0
0
1
1
1
0
1
1
0
0
0
1
1
0
0
1
1
0
1
0
0
0
0
0
1
0
32H  
3CH  
2DH  
80H  
12.5ns  
15ns  
-8G, -6E  
Minimum active to precharge time  
(tRAS)  
30  
31  
45ns  
Module rank density  
512M bytes  
Address and command setup time  
before clock (tIS)  
-8E, -8G  
32  
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
1
0
0
0
0
0
0
0
0
0
1
0
1
1
1
1
0
0
1
0
1
0
1
1
1
17H  
20H  
25H  
27H  
05H  
0.17ns*1  
0.20ns*1  
0.25ns*1  
0.27ns*1  
0.05ns*1  
-6E  
Address and command hold time after  
clock (tIH)  
-8E, -8G  
33  
-6E  
Data input setup time before clock  
(tDS)  
-8E, -8G  
34  
35  
-6E  
0
0
0
0
0
0
1
1
0
0
0
0
0
1
0
0
10H  
12H  
0.10ns*1  
0.12ns*1  
Data input hold time after clock (tDH)  
-8E, -8G  
-6E  
0
0
0
0
0
1
1
1
0
1
1
1
1
0
1
0
17H  
3CH  
0.17ns*1  
15ns*1  
36  
37  
Write recovery time (tWR)  
Internal write to read command delay  
(tWTR)  
0
0
0
1
1
1
1
0
1EH  
7.5ns*1  
Internal read to precharge command  
delay (tRTP)  
38  
39  
40  
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
1
1
1
0
0
0
0
1
0
1
0
1
1
0
0
1
1
1
1
0
0
0
1
1
1
0
0
1
1
1
0
0
0
0
1
0
0
1
0
1
1
0
0
0
0
0
0
0
0
0
1
0
0
0
0
1
0
1
0
0
0
0
1EH  
00H  
30H  
00H  
39H  
3CH  
69H  
80H  
14H  
18H  
1EH  
7.5ns*1  
TBD  
Memory analysis probe characteristics  
Extension of Byte 41 and 42  
-8E  
-8G, -6E  
Undefined  
57.5ns*1  
60ns*1  
Active command period (tRC)  
-8E  
41  
-8G, -6E  
Auto refresh to active/  
Auto refresh command cycle (tRFC)  
42  
43  
44  
105ns*1  
8ns*1  
SDRAM tCK cycle max. (tCK max.)  
Dout to DQS skew  
-8E, -8G  
0.20ns*1  
0.24ns*1  
0.30ns*1  
-6E  
Data hold skew (tQHS)  
-8E, -8G  
45  
-6E  
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
22H  
00H  
00H  
0.34ns*1  
46  
PLL relock time  
Undefined  
Undefined  
47 to 61  
Data Sheet E1054E30 (Ver. 3.0)  
6

与EBE11ED8AJWA相关器件

型号 品牌 描述 获取价格 数据表
EBE11ED8AJWA-6E-E ELPIDA 1GB Unbuffered DDR2 SDRAM DIMM

获取价格

EBE11ED8AJWA-8E-E ELPIDA 1GB Unbuffered DDR2 SDRAM DIMM

获取价格

EBE11ED8AJWA-8G-E ELPIDA 1GB Unbuffered DDR2 SDRAM DIMM

获取价格

EBE11FD8AGFD ELPIDA 1GB Fully Buffered DIMM

获取价格

EBE11FD8AGFD-5C-E ELPIDA 1GB Fully Buffered DIMM

获取价格

EBE11FD8AGFD-6E-E ELPIDA 1GB Fully Buffered DIMM

获取价格