5秒后页面跳转
DS2404S-001+T&R PDF预览

DS2404S-001+T&R

更新时间: 2024-02-25 19:31:08
品牌 Logo 应用领域
美信 - MAXIM 时钟光电二极管外围集成电路
页数 文件大小 规格书
29页 1508K
描述
Real Time Clock, 0 Timer(s), CMOS, PDSO16, 0.300 INCH, ROHS COMPLIANT, SOIC-16

DS2404S-001+T&R 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.72
最大时钟频率:0.032 MHz信息访问方法:SERIAL, 3-WIRE
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:10.3 mm湿度敏感等级:1
端子数量:16计时器数量:
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:2.65 mm最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.5 mmuPs/uCs/外围集成电路类型:TIMER, REAL TIME CLOCK
Base Number Matches:1

DS2404S-001+T&R 数据手册

 浏览型号DS2404S-001+T&R的Datasheet PDF文件第4页浏览型号DS2404S-001+T&R的Datasheet PDF文件第5页浏览型号DS2404S-001+T&R的Datasheet PDF文件第6页浏览型号DS2404S-001+T&R的Datasheet PDF文件第8页浏览型号DS2404S-001+T&R的Datasheet PDF文件第9页浏览型号DS2404S-001+T&R的Datasheet PDF文件第10页 
DS2404  
Alarm Registers  
The alarm registers for the real-time clock, interval timer, and cycle counter all operate in the same  
manner. When the value of a given counter equals the value in its associated alarm register, the  
appropriate flag bit is set in the status register. If the corresponding interrupt enable bit(s) in the status  
register is set, an interrupt is generated. If a counter and its associated alarm register are write protected  
when an alarm occurs, access to the device becomes limited. (See “Status/Control”, “Interrupts”, and the  
“Programmable Expiration” sections.)  
STATUS/CONTROL REGISTERS  
The status and control registers are the first two bytes of page 16 (see “Memory Map”, Figure 4).  
Status Register  
7
6
5
4
3
2
1
0
X
X
CCF  
ITF  
RTF  
0200h  
CCE  
ITE  
RTE  
Don’t care bits  
Read Only  
RTF Real-time clock alarm flag  
0
1
ITF Interval timer alarm flag  
CCF Cycle counter alarm flag  
2
When a given alarm occurs, the corresponding alarm flag is set to a logic 1. The alarm flag(s) is cleared  
by reading the status register.  
Real-time interrupt enable  
RTE  
3
4
Interval timer interrupt enable  
Cycle counter interrupt enable  
ITE  
5
CCE  
Writing any of the interrupt enable bits to a logic 0 will allow an interrupt condition to be generated when  
its corresponding alarm flag is set (see “Interrupts” section).  
Control Register  
7
6
5
AUTO  
MAN.  
4
3
2
1
0
STOP  
DSEL  
OSC  
RO  
WPC  
WPI  
WPR  
0201h  
START  
0
1
WPR Write protect real-time clock/alarm registers  
WPI Write protect interval timer/alarm registers  
2
WPC Write protect cycle counter/alarm registers  
7 of 29  

与DS2404S-001+T&R相关器件

型号 品牌 描述 获取价格 数据表
DS2404S-C01 DALLAS Dual Port Memory Plus Time

获取价格

DS2405 DALLAS Addressable Switch

获取价格

DS2405/R DALLAS Addressable Switch

获取价格

DS2405/T DALLAS Addressable Switch

获取价格

DS2405/T&R DALLAS Addressable Switch

获取价格

DS2405/TR ETC Peripheral IC

获取价格