DM9102A
Single Chip Fast Ethernet NIC controller
General Description
The DM9102A is a fully integrated and cost-effective single
chip Fast Ethernet NIC controller. It is designed with the low
power and high performance process. It is a 3.3V device
with 5V tolerance then it supports 3.3V and 5V signaling.
Spec. Its auto-negotiation function will automatically
configure the DM9102A to take the maximum advantage of
its abilities. The DM9102A is also support IEEE 802.3x full-
duplex flow control.
The DM9102A provides direct interface to the PCI or the
CardBus. It supports bus master capability and fully
complies with PCI 2.2. In media side, The DM9102A
interfaces to the UTP3,4,5 in 10Base-T and UTP5 in
100Base-TX. It is fully compliance with the IEEE 802.3u
The DM9102A supports two types of power-management
mechanisms. The main mechanism is based upon the
OnNow architecture, which is required for PC99. The
alternative mechanism is based upon the remote Wake-On-
LAN mechanism.
Block Diagram
E E P R O M
Interface
Boot ROM /
MII Interface
D M A
PHYceiver
M A C
TX+/-
Parallel to
Serial
4B/5B
Encoding
NRZI to MLT3
NRZ to NRZI
Scrambler
TX
FIFO
TX
Machine
PCI
Interface
MII
RX+/-
R X
Machine
R X
FIFO
Parallel to
Serial
De-
Scrambler
4B/5B
Decoding
AEQ
MLT3 to NRZI
NRZI to NRZ
P M E #
W O L
Power
Management
Block
LED Driver
MII Management Control
MII Register
Autonegotiation
&
Final
1
Version: DM9102A-DS-F03
August 28, 2000