DM9013
3-port switch with Processor Interface
8.10 10BASE-T Configuration/Status (10BTCSR) – 12H.................................................................................. 51
8.11 Power Down Control Register (PWDOR) – 13H........................................................................................ 51
8.12 (Specified config) Register – 14H .............................................................................................................. 52
8.13 DAVICOM Specified Receive Error Counter Register (RECR) – 16H ..................................................... 53
8.14 DAVICOM Specified Disconnect Counter Register (DISCR) – 17H ........................................................ 53
8.15 Power Saving Control Register (PSCR) – 1DH......................................................................................... 53
9. FUNCTIONAL DESCRIPTION....................................................................................... 54
9.1 Processor bus and memory management function: ................................................................................. 54
9.1.1 Processor Interface.................................................................................................................................. 54
9.1.2 Direct Memory Access Control................................................................................................................. 54
9.1.3 Packet Transmission................................................................................................................................ 54
9.1.4 Packet Reception..................................................................................................................................... 54
9.2 Switch function:............................................................................................................................................. 55
9.2.1 Address Learning..................................................................................................................................... 55
9.2.2 Address Aging.......................................................................................................................................... 55
9.2.3 Packet Forwarding ................................................................................................................................... 55
9.2.4 Inter-Packet Gap (IPG) ............................................................................................................................ 55
9.2.5 Back-off Algorithm.................................................................................................................................... 55
9.2.6 Late Collision............................................................................................................................................ 55
9.2.7 Full Duplex Flow Control.......................................................................................................................... 55
9.2.8 Half Duplex Flow Control ......................................................................................................................... 55
9.2.9 Partition Mode.......................................................................................................................................... 55
9.2.10 Broadcast Storm Filtering....................................................................................................................... 56
9.2.11 Bandwidth Control.................................................................................................................................. 56
9.2.12 Port Monitoring Support ......................................................................................................................... 56
9.2.13 VLAN Support ........................................................................................................................................ 57
9.2.13.1 Port-Based VLAN................................................................................................................................ 57
9.2.13.2 802.1Q-Based VLAN........................................................................................................................... 57
Preliminarydatasheet
DM9013-15-DS-P03
April 9, 2009
7
5秒后页面跳转
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
一文带你了解无源晶振的负载电容为何要加两颗谐振电容CL1和CL2
玻璃管保险丝与陶瓷管保险丝：区别与替代性探讨
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
