Device
Engineering
Incorporated
DEI1116 / DEI1117 ARINC 429
Transceiver Family
385 East Alamo Drive
Chandler, AZ 85225
Phone: (480) 303-0822
Fax: (480) 303-0824
E-mail: info@deiaz.com
Features
General Description
The DEI1116/DEI1117 provides an interface between a
standard avionics type serial digital data bus and a 16-bit-
•
•
•
•
•
Two Receivers and One Transmitter
3.3V or 5V supply operation
wide digital data bus. The interface circuit consists of a
single channel transmitter with an 8X32 bit buffer, two
independent receive channels, and a host programmable
control register to select operating options. The two receiver
Pin compatible with DEI1016, HI3282 and HI8282A
Wraparound Self-Test mode
Word length can be configured for 25 bit or 32 bits
operation
channels operate identically, each providing
electrical interface to an ARINC data bus.
a direct
•
Parity Status and generation of Receive and Transmit
Words
•
•
•
•
•
•
8 Word Transmitter buffer
Low Power CMOS
The transmitter circuit contains an 8 word by 32 bit buffer
memory and control logic which allows the host to write a
block of data into the transmitter. The block of data is
transmitted automatically by enabling the transmitter with no
further attention by the host computer. Data is transmitted in
TTL format on the DO(A)/DO(B) output pins. The signal
format is compatible with DEI’s extensive line of ARINC
429 Line drivers for easy connection to the ARINC data bus.
Supports multiple ARINC protocols: 429, 571, 575, 706
Temperature range options: -55/+85°C and -55/+125°C
Package options: 44L MQFP and 44L PLCC
Lightning Protection options: DEI1117 operates with
10K Ohm series resistor on A429 inputs.
Pin and software compatible with the DEI1016 ARINC
429 Transceiver
•
The DEI1116 and DEI1117 differ in their A429 RX input
characteristics. The DEI1116 interfaces directly to the A429
bus signals; the DEI1117 operates with 10K ohm series
resistors. The series resistors support implementation of
lightning transient protection.
ARINC 429
Receive
/DR1, /DR2
Receive 0
Decoder
32
TXR
/OE1, /OE2
/LD1, /LD2
ENTX
/LDCW
/DBCEN
/MR
Control
Host
Interface
16
Register
ARINC 429
Receive
Receive 1
Decoder
32
16
DATA BUS
32
TX FIFO
8 Words X 32 Bits
Transmit
Encoder
ARINC 429
Transmit
32
Figure 1: Block Diagram
© 2012 Device Engineering Inc.
DS-MW-01117-01 Rev B
02/09/2012
Page 1 of 14