Datasheet > DC74HC259

DC74HC259

更新时间： 2024-09-25 22:29:23

品牌	Logo	应用领域
德州仪器 - TI		锁存器
页数	文件大小	规格书
9页	65K
描述
High Speed CMOS Logic 8-Bit Addressable Latch

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DC74HC259 数据手册

CD74HC259,

CD74HCT259

Data sheet acquired from Harris Semiconductor

SCHS173

High Speed CMOS Logic

8-Bit Addressable Latch

November 1997

Features

Description

• Buffered Inputs and Outputs

• Four Operating Modes

• Typical Propagation Delay of 15ns at V

The Harris CD74HC259 and CD74HCT259 Addressable

Latch features the low-power consumption associated with

CMOS circuitry and has speeds comparable to low-power

Schottky.

[ /Title

(CD74

HC259

CD74

HCT25

= 5V,

C = 15pF, T = 25 C

This latches three active modes and one reset mode. When

both the Latch Enable (LE) and Master Reset (MR) inputs are

low (8-line Demultiplexer mode) the output of the addressed

latch follows the Data input and all other outputs are forced

low. When both MR and LE are high (Memory Mode), all

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55 C to 125 C outputs are isolated from the Data input, i.e., all latches hold

the last data presented before the LE transition from low to

high. A condition of LE low and MR high (Addressable Latch

mode) allows the addressed latch’s output to follow the data

input; all other latches are unaffected. The Reset mode (all

outputs low) results when LE is high and MR is low.

/Sub-

ject

• Balanced Propagation Delay and Transition Times

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

(High

Speed

CMOS

Logic

8-Bit

Addres

sable

Latch)

• HC Types

- 2V to 6V Operation

Ordering Information

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

at V

= 5V

PKG.

PART NUMBER TEMP. RANGE ( C) PACKAGE

NO.

E16.3

• HCT Types

CD74HC259E

CD74HCT259E

CD74HC259M

CD74HCT259M

NOTES:

-55 to 125

16 Ld PDIP

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

IL IH

16 Ld SOIC M16.15

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

1. When ordering, use the entire part number. Add the sufﬁx 96 to

obtain the variant in the tape and reel.

2. Wafer or die for this part number is available which meets all elec-

trical specifications. Please contact your local sales office or

Harris customer service for ordering information.

Pinout

CD74HC259, CD74HCT259

(PDIP, SOIC)

TOP VIEW

16 V

15 MR

14 LE

13 D

12 Q7

11 Q6

10 Q5

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

File Number 1727.1

12 3 4 5 6 7...9

中文翻译

下载PDF

与DC74HC259相关器件

型号	品牌	获取价格	描述	数据表
DC751	APITECH	获取价格	Octave Band and Broadband
DC752	APITECH	获取价格	QUADRATURE HYBRID OCTAVE BAND, 3dB
DC752E	APITECH	获取价格	QUADRATURE HYBRID OCTAVE BAND, 3dB
DC753	APITECH	获取价格	QUADRATURE HYBRID OCTAVE BAND, 3dB
DC753E	APITECH	获取价格	QUADRATURE HYBRID OCTAVE BAND, 3dB
DC754	APITECH	获取价格	Octave Band and Broadband
DC754E	APITECH	获取价格	QUADRATURE HYBRID OCTAVE BAND, 3dB
DC755	APITECH	获取价格	QUADRATURE HYBRID OCTAVE BAND, 3dB
DC756	APITECH	获取价格	QUADRATURE HYBRID OCTAVE BAND, 3dB
DC75BDC5	HONEYWELL	获取价格	Peizoresistive Sensor, Differential, 0Psi Min, 1.088Psi Max, 3.25-8.25V, Rectangular, Thro

与DC74HC259相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

9
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

8
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

12
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

19

产品中心

服务支持

精选活动

关于我们

帮助中心

DC74HC259

DC74HC259 数据手册

与DC74HC259相关器件

与DC74HC259相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DC74HC259

DC74HC259 数据手册

与DC74HC259相关器件

与DC74HC259相关文章

您还可以找

您在本页遇到什么问题？