DAC0830, DAC0832
SNAS534B –MAY 1999–REVISED MARCH 2013
www.ti.com
Connection Diagrams
(Top Views)
Figure 1. PDIP, CDIP, and SOIC Packages
Figure 2. PLCC Package
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings(1)(2)(3)
Supply Voltage (VCC
)
17 VDC
VCC to GND
±25V
Voltage at Any Digital Input
Voltage at VREF Input
Storage Temperature Range
−65°C to +150°C
Package Dissipation at
TA=25°C(4)
500 mW
DC Voltage Applied to
−100 mV to VCC
(5)
IOUT1 or IOUT2
ESD Susceptability(5)(6)
800V
260°C
300°C
215°C
220°C
Lead
PDIP Package (plastic)
Temperature
(Soldering, 10
sec.)
CDIP Package (ceramic)
SOIC Package
Vapor Phase (60 sec.)
Infrared (15 sec.)
(1) All voltages are measured with respect to GND, unless otherwise specified.
(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not
apply when operating the device beyond its specified operating conditions.
(3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
(4) The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θJA, and the ambient temperature,
TA. The maximum allowable power dissipation at any temperature is PD = (TJMAX − TA)/θJA or the number given in the Absolute
Maximum Ratings, whichever is lower. For this device, TJMAX = 125°C (plastic) or 150°C (ceramic), and the typical junction-to-ambient
thermal resistance of the J package when board mounted is 80°C/W. For the NFH package, this number increases to 100°C/W and for
the FN package this number is 120°C/W.
(5) For current switching applications, both IOUT1 and IOUT2 must go to ground or the “Virtual Ground” of an operational amplifier. The
linearity error is degraded by approximately VOS ÷ VREF. For example, if VREF = 10V then a 1 mV offset, VOS, on IOUT1 or IOUT2 will
introduce an additional 0.01% linearity error.
(6) Human body model, 100 pF discharged through a 1.5 kΩ resistor.
2
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: DAC0830 DAC0832