Primary side startup controller
Pinout
1
Pinout
1
2
VDD700
NC
OVP_AUX
AUX_IN
10
9
3
4
RT
GD
CS
8
7
PULSEIN
SS
5
GND
6
Figure 1
Table 1
Pin map
EZ-PD™ PAG1P pin description
Pin number Pin name
Description
Start-up power supply input. VDD700 is the power supply source during the
start-up phase. This pin can be connected to either the bridge rectifier output as
shown in Figure 2, or directly to the AC mains through a diode as shown in
Figure 3. This pin has a maximum voltage rating of 500 V.
1
VDD700
2
3
NC
RT
No connect
Timing resistor. The RT pin is used to connect to an external timing resistor of
499 k which determines the free running oscillator frequency FOSC. Oscillator
frequency is typically 30 kHz.
Pulse Edge Transformer (PET) input. Once the start-up phase is successfully
complete, EZ-PD™ PAG1P synchronizes to the secondary side pulses received at
the PULSEIN input. The secondary controller provides PWM control information to
the primary using a PET. The pulse amplitude shall not exceed V_PULSEINNEGAMP
and V_PULSEINPOSAMP and the pulse width shall be in the T_PULSEINPW range.
Soft-start pin. Connect a 0.1-µF capacitor to GND. The soft-start time is provided
in the specification section (Table 13). This pin also connects to the other end of
the pulse transformer. The external capacitor connected to the SS pin determines
the soft-start time. The duty cycle of the gate drive gradually increases to provide
a smooth transfer of power to the secondary side.
4
5
PULSEIN
SS
6
7
GND
CS
Ground
Primary side current sense input. Current sense input is used to monitor the
overcurrent fault scenario. Overcurrent fault is detected with the voltage between
this input and ground exceeds V_CSTH1 threshold.
Primary FET gate driver. EZ-PD™ PAG1P integrates a low side gate driver to drive
the gate of an external FET.
8
GD
Datasheet
3 of 17
002-25572 Rev. *F
2022-05-18