Datasheet > CY8C5666LTI-LP005

CY8C5666LTI-LP005

更新时间： 2024-02-27 09:09:36

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
120页	3755K
描述
Programmable System-on-Chip (PSoCÂ®)

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY8C5666LTI-LP005 技术参数

生命周期：	Active	包装说明：	HVQCCN,
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
风险等级：	5.72	地址总线宽度：
边界扫描：	YES	总线兼容性：	I2C; I2S; IDE; LIN; PS/2; SIO; SMBUS; SPI; UART; USB
最大时钟频率：	33 MHz	外部数据总线宽度：
JESD-30 代码：	S-XQCC-N68	长度：	8 mm
I/O 线路数量：	38	端子数量：	68
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	UNSPECIFIED	封装代码：	HVQCCN
封装形状：	SQUARE	封装形式：	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
RAM（字数）：	8192	座面最大高度：	1 mm
最大供电电压：	5.5 V	最小供电电压：	1.71 V
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	NO LEAD	端子节距：	0.4 mm
端子位置：	QUAD	宽度：	8 mm
Base Number Matches：	1

CY8C5666LTI-LP005 数据手册

浏览型号CY8C5666LTI-LP005的Datasheet PDF文件第1页

浏览型号CY8C5666LTI-LP005的Datasheet PDF文件第2页

浏览型号CY8C5666LTI-LP005的Datasheet PDF文件第4页

浏览型号CY8C5666LTI-LP005的Datasheet PDF文件第5页

浏览型号CY8C5666LTI-LP005的Datasheet PDF文件第6页

浏览型号CY8C5666LTI-LP005的Datasheet PDF文件第7页

PSoC^®5LP: CY8C56LP Family

Datasheet

1. Architectural Overview

Introducing the CY8C56LP family of ultra low power, flash Programmable System-on-Chip (PSoC) devices, part of a scalable 8-bit

PSoC 3 and 32-bit PSoC 5LP platform. The CY8C56LP family provides configurable blocks of analog, digital, and interconnect circuitry

around a CPU subsystem. The combination of a CPU with a flexible analog subsystem, digital subsystem, routing, and I/O enables

a high level of integration in a wide variety of consumer, industrial, and medical applications.

Figure 1-1. Simplified Block Diagram

Analog Interconnect

Digital Interconnect

System Wide

Resources

Digital System

I2C

Master/

Slave

Universal Digital Block Array(24 x UDB)

8- Bit

Timer

Quadrature Decoder

16- Bit PRS

CAN 2.0

4- 25 MHz

( Optional)

16- Bit

PWM

UDB

22 Ω

Xtal

Osc

USB

PHY

UDB

8- Bit

FS USB

2.0

UDB

I 2C Slave

UDB

Timer

8- Bit SPI

Logic

Timer

Counter

PWM

12- Bit SPI

UDB

IMO

Logic

32.768 KHz

( Optional)

UDB

UART

12- Bit PWM

RTC

Timer

System Bus

Program &

Debug

Memory System

CPU System

WDT

and

Wake

Interrupt

Cortex M3CPU

EEPROM

SRAM

Program

Controller

Debug&

Trace

Cache

Controller

PHUB

DMA

FLASH

EMIF

Boundary

Scan

ILO

Clocking System

Analog System

Digital

Filter

Block

Power Management

System

LCD Direct

Drive

4 x

ADCs

2 x

Opamp

POR and

LVD

3 per

Opamp

SAR

ADC

4 x SC/CT Blocks

(TIA, PGA, Mixer etc)

Sleep

Power

Temperature

Sensor

4 x

CMP

1.8 V LDO

SMP

1 x

Del Sig

ADC

4x DAC

CapSense

0. 5 to5.5 V

( Optional)

Figure 1-1 illustrates the major components of the CY8C56LP

family. They are:

PSoC’s digital subsystem provides half of its unique

configurability. It connects a digital signal from any peripheral to

any pin through the digital system interconnect (DSI). It also

provides functional flexibility through an array of small, fast, low

power UDBs. PSoC Creator provides a library of pre-built and

tested standard digital peripherals (UART, SPI, LIN, PRS, CRC,

timer, counter, PWM, AND, OR, and so on) that are mapped to

the UDB array. You can also easily create a digital circuit using

boolean primitives by means of graphical design entry. Each

UDB contains programmable array logic (PAL)/programmable

logic device (PLD) functionality, together with a small state

machine engine to support a wide variety of peripherals. In

addition to the flexibility of the UDB array, PSoC also provides

configurable digital blocks targeted at specific functions. For the

CY8C56LP family these blocks can include four 16-bit timer,

counter, and PWM blocks; I²C slave, master, and multi-master;

Full-Speed USB; and Full CAN 2.0.

ARM Cortex-M3 CPU subsystem

Nonvolatile subsystem

Programming, debug, and test subsystem

Inputs and outputs

Clocking

Power

Digital subsystem

Analog subsystem

Document Number: 001-84935 Rev. *C

Page 3 of 120

1 234 5 6 7...120

下载PDF

与CY8C5666LTI-LP005相关器件

型号	品牌	描述	获取价格	数据表
CY8C5667AXI-LP006	CYPRESS	Programmable System-on-Chip (PSoCÂ®)	获取价格
CY8C5667AXI-LP006	INFINEON	CY8C56LPxxx	获取价格
CY8C5667AXI-LP040	CYPRESS	Programmable System-on-Chip (PSoCÂ®)	获取价格
CY8C5667AXI-LP040	INFINEON	CY8C56LPxxx	获取价格
CY8C5667AXQ-LP040	CYPRESS	Multifunction Peripheral, CMOS, PQFP100, TQFP-100	获取价格
CY8C5667AXQ-LP040	INFINEON	CY8C56LPxxx	获取价格

与CY8C5666LTI-LP005相关文章

MAX6675资料手册参数详解、引脚配置说明
2024-05-13

5
LM258引脚图及功能介绍、主要参数分析
2024-05-13

3
CD4052资料手册参数详解、引脚配置说明
2024-05-13

5
一文带你了解TPS5430资料手册分析：参数介绍、引脚配置说明
2024-05-13

6

产品中心

服务支持

精选活动

关于我们

帮助中心

CY8C5666LTI-LP005

CY8C5666LTI-LP005 技术参数

CY8C5666LTI-LP005 数据手册

与CY8C5666LTI-LP005相关器件

与CY8C5666LTI-LP005相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY8C5666LTI-LP005

CY8C5666LTI-LP005 技术参数

CY8C5666LTI-LP005 数据手册

与CY8C5666LTI-LP005相关器件

与CY8C5666LTI-LP005相关文章

您还可以找

您在本页遇到什么问题？