5秒后页面跳转
CY7C168A_01 PDF预览

CY7C168A_01

更新时间: 2024-02-04 22:13:08
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
10页 175K
描述
4Kx4 RAM

CY7C168A_01 数据手册

 浏览型号CY7C168A_01的Datasheet PDF文件第2页浏览型号CY7C168A_01的Datasheet PDF文件第3页浏览型号CY7C168A_01的Datasheet PDF文件第4页浏览型号CY7C168A_01的Datasheet PDF文件第5页浏览型号CY7C168A_01的Datasheet PDF文件第6页浏览型号CY7C168A_01的Datasheet PDF文件第7页 
69A  
CY7C168A  
4Kx4 RAM  
Features  
Functional Description  
The CY7C168A is a high-performance CMOS static RAM or-  
ganized as 4096 by 4 bits. Easy memory expansion is provid-  
ed by an active LOW Chip Enable (CE) and three-state driv-  
ers. The CY7C168A has an automatic power-down feature,  
reducing the power consumption by 77% when deselected.  
• Automatic power-down when deselected  
• CMOS for optimum speed/power  
• High speed  
— tAA = 15 ns  
• Low active power  
Writing to the device is accomplished when the Chip Select  
(CE) and Write Enable (WE) inputs are both LOW. Data on the  
four data input/output pins (I/O0 through I/O3) is written into the  
memory location specified on the address pins (A0 through  
A11).  
— 633 mW  
• Low standby power  
— 110 mW  
• TTL-compatible inputs and outputs  
• VIH of 2.2V  
• Capable of withstanding greater than 2001V electro-  
static discharge  
Reading the device is accomplished by taking the Chip Enable  
(CE) LOW, while Write Enable (WE) remains HIGH. Under  
these conditions, the contents of the location specified on the  
address pins will appear on the four data input/output pins  
(I/O0 through I/O3).  
The input/output pins remain in a high-impedance state when  
Chip Enable (CE) is HIGH or Write Enable (WE) is LOW.  
A die coat is used to insure alpha immunity.  
Logic Block Diagram  
Pin Configurations  
DIP/SOJ  
Top View  
V
A
20  
19  
18  
17  
16  
A
A
A
A
A
A
1
2
3
4
5
6
7
CC  
3
A
A
A
2
1
0
4
5
6
7C168A  
\
INPUTBUFFER  
8
9
15  
14  
13  
12  
11  
I/O  
I/O  
I/O  
I/O  
0
1
2
3
7
A
10  
A
A
1
0
8
A
11  
CE  
I/O  
0
9
A
A
3
2
I/O  
10  
128 x 128  
ARRAY  
1
WE  
GND  
C168A-2  
A
4
I/O  
2
A
A
6
5
I/O  
3
CE  
POWER  
DOWN  
COLUMN  
DECODER  
(7C168A)  
WE  
A
7
A
8
A A  
A
10 11  
9
C168A-1  
Selection Guide  
7C168A-15  
7C168A-20  
7C168A-25  
7C168A-35  
7C168A-45  
Maximum Access Time (ns)  
15  
115  
-
20  
90  
25  
90  
35  
90  
45  
90  
Maximum Operating  
Current (mA)  
Commercial  
Military  
100  
100  
100  
100  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05029 Rev. **  
Revised August 24, 2001  

与CY7C168A_01相关器件

型号 品牌 获取价格 描述 数据表
CY7C168A-15 CYPRESS

获取价格

4Kx4 RAM
CY7C168A-15DC ETC

获取价格

x4 SRAM
CY7C168A-15PC CYPRESS

获取价格

4Kx4 RAM
CY7C168A-15VC CYPRESS

获取价格

4Kx4 RAM
CY7C168A-15VCR CYPRESS

获取价格

Standard SRAM, 4KX4, 15ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOJ-20
CY7C168A-20 CYPRESS

获取价格

4Kx4 RAM
CY7C168A-20DC CYPRESS

获取价格

Standard SRAM, 4KX4, 20ns, CMOS, CDIP20, 0.300 INCH, CERDIP-20
CY7C168A-20DMB CYPRESS

获取价格

4Kx4 RAM
CY7C168A-20FMB ETC

获取价格

x4 SRAM
CY7C168A-20KMB ETC

获取价格

x4 SRAM