5秒后页面跳转
CY7C168A-20 PDF预览

CY7C168A-20

更新时间: 2024-02-28 01:37:26
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
9页 167K
描述
4Kx4 RAM

CY7C168A-20 技术参数

生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ,针数:20
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.83
最长访问时间:20 ns其他特性:AUTOMATIC POWER-DOWN
JESD-30 代码:R-PDSO-J20长度:12.8 mm
内存密度:16384 bit内存集成电路类型:STANDARD SRAM
内存宽度:4功能数量:1
端口数量:1端子数量:20
字数:4096 words字数代码:4000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:4KX4
输出特性:3-STATE可输出:NO
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:3.56 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
宽度:7.5 mmBase Number Matches:1

CY7C168A-20 数据手册

 浏览型号CY7C168A-20的Datasheet PDF文件第2页浏览型号CY7C168A-20的Datasheet PDF文件第3页浏览型号CY7C168A-20的Datasheet PDF文件第4页浏览型号CY7C168A-20的Datasheet PDF文件第5页浏览型号CY7C168A-20的Datasheet PDF文件第6页浏览型号CY7C168A-20的Datasheet PDF文件第7页 
CY7C168A  
4Kx4 RAM  
Features  
Functional Description  
The CY7C168A is a high-performance CMOS static RAM or-  
ganized as 4096 by 4 bits. Easy memory expansion is provided  
by an active LOW Chip Enable (CE) and three-state drivers.  
The CY7C168A has an automatic power-down feature, reduc-  
ing the power consumption by 77% when deselected.  
• Automatic power-down when deselected  
• CMOS for optimum speed/power  
• High speed  
— t = 15 ns  
AA  
• Low active power  
— 633 mW  
Writing to the device is accomplished when the Chip Select  
(CE) and Write Enable (WE) inputs are both LOW. Data on the  
four data input/output pins (I/O through I/O ) is written into the  
0
3
• Low standby power  
— 110 mW  
memory location specified on the address pins (A through  
0
A
).  
11  
• TTL-compatible inputs and outputs  
Reading the device is accomplished by taking the Chip Enable  
(CE) LOW, while Write Enable (WE) remains HIGH. Under  
these conditions, the contents of the location specified on the  
address pins will appear on the four data input/output pins  
• V of 2.2V  
IH  
• Capable ofwithstanding greaterthan 2001V electrostat-  
ic discharge  
(I/O through I/O ).  
0
3
The input/output pins remain in a high-impedance state when  
Chip Enable (CE) is HIGH or Write Enable (WE) is LOW.  
A die coat is used to insure alpha immunity.  
Logic Block Diagram  
Pin Configurations  
DIP/SOJ  
Top View  
V
A
20  
19  
18  
17  
16  
A
1
2
3
4
4
5
CC  
3
A
A
A
A
A
A
A
A
I/O  
I/O  
I/O  
I/O  
2
6
7
8
9
1
0
5
7C168A  
\
INPUTBUFFER  
15  
14  
13  
12  
11  
6
0
1
2
3
7
A
10  
A
A
1
0
8
A
11  
CE  
I/O  
0
9
A
2
I/O  
1
10  
128 x 128  
ARRAY  
WE  
GND  
C168A-2  
A
3
A
4
I/O  
2
A
A
6
5
I/O  
3
CE  
POWER  
DOWN  
COLUMN  
DECODER  
(7C168A)  
WE  
A
7
A
8
A A  
A
10 11  
9
C168A-1  
Selection Guide  
7C168A-15  
7C168A-20  
7C168A-25  
7C168A-35  
7C168A-45  
Maximum Access Time (ns)  
15  
115  
-
20  
90  
25  
90  
35  
90  
45  
90  
Maximum Operating  
Current (mA)  
Commercial  
Military  
100  
100  
100  
100  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
February 3, 2000  

与CY7C168A-20相关器件

型号 品牌 获取价格 描述 数据表
CY7C168A-20DC CYPRESS

获取价格

Standard SRAM, 4KX4, 20ns, CMOS, CDIP20, 0.300 INCH, CERDIP-20
CY7C168A-20DMB CYPRESS

获取价格

4Kx4 RAM
CY7C168A-20FMB ETC

获取价格

x4 SRAM
CY7C168A-20KMB ETC

获取价格

x4 SRAM
CY7C168A-20LMB CYPRESS

获取价格

Standard SRAM, 4KX4, 20ns, CMOS, CQCC20, CERAMIC, LCC-20
CY7C168A-20PC CYPRESS

获取价格

4Kx4 RAM
CY7C168A-20PXC ROCHESTER

获取价格

4KX4 STANDARD SRAM, 20ns, PDIP20, 0.300 INCH, LEAD FREE, DIP-20
CY7C168A-20VC CYPRESS

获取价格

4Kx4 RAM
CY7C168A-20VCR CYPRESS

获取价格

Standard SRAM, 4KX4, 20ns, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOJ-20
CY7C168A-25 CYPRESS

获取价格

4Kx4 RAM