Data sheet acquired from Cypress Semiconductor Corporation.
Data sheet modified to remove devices not offered.
CY74FCT163501
CY74FCT163H501
SCCS047 - January 1998 - Revised March 2000
18-Bit Registered Transceivers
• Eliminates the need for external pull-up or pull-down
resistors
Features
• Low power, pin-compatible replacement for LCX and
LPT families
Functional Description
• 5V tolerant inputs and outputs
• 24 mA balanced drive outputs
These 18-bit universal bus transceivers can be operated in
transparent, latched or clock modes by combining D-type
latches and D-type flip-flops. Data flow in each direction is
controlled by output enable (OEAB and OEBA), latch enable
(LEAB and LEBA), and clock inputs (CLKAB and CLKBA). For
A-to-B data flow, the device operates in transparent mode
when LEAB is HIGH. When LEAB is LOW, the A data is
latched if CLKAB is held at a HIGH or LOW logic level. If LEAB
is LOW, the A bus data is stored in the latch/flip-flop on the
LOW-to-HIGH transition of CLKAB. OEAB performs the output
enable function on the B port. Data flow from B-to-A is similar
to that of A-to-B and is controlled by OEBA, LEBA, and
CLKBA. The output buffers are designed with a power-off
disable feature to allow live insertion of boards.
• Power-off disable outputs permits live insertion
• Edge-rate control circuitry for reduced noise
• FCT-C speed at 4.6 ns
• Latch-up performance exceeds JEDEC standard no. 17
• ESD > 2000V per MIL-STD-883D, Method 3015
• Typical output skew < 250ps
• Industrial temperature range of –40˚C to +85˚C
• TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)
• Typical Volp (ground bounce) performance exceeds Mil
Std 883D
• VCC = 2.7V to 3.6V
THE CY74FCT163501 has 24-mA balanced output drivers
with current limiting resistors in the outputs. This reduces the
need for external terminating resistors, as well as provides for
minimal undershoot and reduced ground bounce. The
CY74FCT163501 is ideal for driving transmission lines.
CY74FCT163501 Features:
• Balanced output drivers: 24 mA
• Reduced system switching noise
• Typical VOLP (ground bounce) <0.6V at VCC = 3.3V,
TA= 25˚C
The CY74FCT163H501 is a 24-mA balanced output part, that
has “bus hold” on the data inputs. The device retains the
input’s last state whenever the input goes to high impedance.
This eliminates the need for pull-up/down resistors and
prevents floating inputs.
CY74FCT163H501 Features:
• Bus hold retains the last active state
• Devices with bus hold are not recommended for trans-
lating rail-to-rail CMOS signals to 3.3V logic levels
Pin Configuration
Functional Block Diagram; CY74FCT163501, CY74FCT163H501
SSOP/TSSOP
Top View
OEAB
LEAB
1
2
56
55
GND
CLKAB
A
1
B
1
GND
3
4
54
53
GND
A
2
B
2
5
6
7
8
9
52
51
50
49
48
OEAB
CLKBA
LEBA
A
B
3
3
V
CC
V
CC
A
4
B
4
A
A
B
5
5
6
B
6
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
OEBA
CLKAB
LEAB
GND
GND
A
7
B
7
A
A
B
8
8
9
B
9
A
A
A
B
10
10
C
D
C
D
B
11
B
1
11
12
A
1
B
12
GND
GND
B
13
A
13
C
D
C
D
A
B
14
14
A
B
15
15
V
CC
V
CC
A
A
B
16
16
17
B
17
GND
GND
B
18
FCT163501-1
TO 17 OTHER CHANNELS
A
18
CLKBA
GND
OEBA
LEBA
FCT163501-2
Copyright © 2000, Texas Instruments Incorporated
5秒后页面跳转
AO3401场效应管参数、引脚图、应用原理图
BT131可控硅参数及引脚图、工作原理详解
74LS32芯片参数、引脚图及功能真值表
全球首块英伟达H200交付 黄仁勋“送货上门”
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
