5秒后页面跳转
CY74FCT163543CPVC PDF预览

CY74FCT163543CPVC

更新时间: 2024-01-10 07:01:41
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
7页 67K
描述
16-Bit Latched Transceiver

CY74FCT163543CPVC 技术参数

是否Rohs认证: 不符合生命周期:Transferred
零件包装代码:SSOP包装说明:0.300 INCH, 0.025 INCH PITCH, SSOP-56
针数:56Reach Compliance Code:not_compliant
风险等级:5.34Is Samacsys:N
其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:FCT
JESD-30 代码:R-PDSO-G56JESD-609代码:e0
长度:18.415 mm负载电容(CL):50 pF
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.024 A
位数:8功能数量:2
端口数量:2端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP56,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH包装方法:TAPE AND REEL
电源:3/3.3 VProp。Delay @ Nom-Sup:5.1 ns
传播延迟(tpd):5.6 ns认证状态:Not Qualified
座面最大高度:2.794 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
翻译:N/A宽度:7.5 mm
Base Number Matches:1

CY74FCT163543CPVC 数据手册

 浏览型号CY74FCT163543CPVC的Datasheet PDF文件第2页浏览型号CY74FCT163543CPVC的Datasheet PDF文件第3页浏览型号CY74FCT163543CPVC的Datasheet PDF文件第4页浏览型号CY74FCT163543CPVC的Datasheet PDF文件第5页浏览型号CY74FCT163543CPVC的Datasheet PDF文件第6页浏览型号CY74FCT163543CPVC的Datasheet PDF文件第7页 
1CY74FCT163543  
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT163543  
SCCS063A - June 1997 - Revised April 2000  
16-Bit Latched Transceiver  
Features  
Functional Description  
• Low power, pin-compatible replacement for LCX and  
LPT families  
• 5V tolerant inputs and outputs  
The CY74FCT163543 is a 16-bit, high-speed, low power latched  
transceiver that is organized as two independent 8-bit D-type latched  
transceivers, containing twosetsofeightD-typelatcheswithseparate  
Latch Enable (LEAB, LEAB) and Output Enable (OEAB, OEAB) con-  
trols for each set to permit independent control of inputting and out-  
putting in either direction of data flow. For data flow from A to B, for  
example, the A-to-B input Enable (CEAB) must be LOW in order to  
enter data from A or to take data from B, as indicated in the truth table.  
With CAEB LOW, a LOW signal on the A-to-B Latch Enable (LEAB)  
makes the A-to-B latches transparent; a subsequent LOW-to-HIGH  
transition of the LEAB signal puts the A latches in the storage mode  
and their outputs no longer follow the A inputs. With CEAB and OEAB  
both LOW, the three-state B output buffers are active and reflect the  
data present at the output of the A latches. Control of data from B to  
A is similar, but uses CEAB, LEAB, and OEAB inputs.  
• 24 mA balanced drive outputs  
• Power-off disable outputs permits live insertion  
• Edge-rate control circuitry for reduced noise  
• FCT-C speed at 5.1 ns  
• Latch-up performance exceeds JEDEC standard no. 17  
• ESD > 2000V per MIL-STD-883D, Method 3015  
• Typical output skew < 250 ps  
• Industrial temperature range of –40˚C to +85˚C  
• TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)  
• Typical Volp (ground bounce) performance exceeds Mil  
Std 883D  
The CY74FCT163543 has 24-mA balanced output drivers  
with current limiting resistors in the outputs. This reduces the  
need for external terminating resistors and provides for  
minimal undershoot and reduced ground bounce. The inputs  
and outputs are capable of being driven by 5.0V buses, allow-  
ing them to be used in mixed voltage systems as translators.  
The outputs are also designed with a power off disable feature  
enabling them to be used in applications requiring live inser-  
tion. Flow-through pinout and small shrink packaging simplify board  
design.  
• VCC = 2.7V to 3.6V  
Logic Block Diagrams  
PinConfiguration  
OEBA  
1
Top View  
SSOP/TSSOP  
CEBA  
1
LEBA  
1
OEAB  
OEBA  
1
2
56  
55  
1
1
OEAB  
1
LEAB  
LEBA  
1
1
CEAB  
1
CEAB  
1
3
4
54  
53  
CEBA  
1
LEAB  
1
GND  
A
GND  
B
C
D
5
6
7
52  
51  
50  
1
1
1
1
2
A
1
1
B
1
1
A
1
B
1
2
V
V
CC  
CC  
C
D
A
B
1
3
4
5
8
9
49  
48  
1
3
4
5
A
1
B
1
A
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
B
1
1
GND  
A
GND  
B
1
6
1
6
TO 7 OTHER CHANNELS  
A
1
B
1
7
8
7
8
A
1
B
1
OEBA  
2
A
2
B
2
1
1
CEBA  
2
A
B
2
B
2
2
2
3
2
3
A
2
LEBA  
2
GND  
A
GND  
B
OEAB  
2
2
4
5
2
4
5
A
2
B
2
CEAB  
2
A
B
2
6
2
6
LEAB  
2
V
V
CC  
CC  
C
D
A
2
1
A
2
B
2
7
8
7
8
B
2
1
A
2
B
2
24  
25  
26  
27  
28  
33  
32  
31  
30  
29  
GND  
GND  
C
D
CEAB  
LEAB  
OEAB  
CEBA  
2
LEBA  
2
OEBA  
2
2
2
2
TO 7 OTHER CHANNELS  
Copyright © 2000, Texas Instruments Incorporated  

与CY74FCT163543CPVC相关器件

型号 品牌 描述 获取价格 数据表
CY74FCT163543CPVCT TI 16-Bit Latched Transceiver

获取价格

CY74FCT163543SSOP TI 16-Bit Latched Transceiver

获取价格

CY74FCT163543TSSOP TI 16-Bit Latched Transceiver

获取价格

CY74FCT163646 TI 16-Bit Registered Transceiver

获取价格

CY74FCT163646APAC CYPRESS Registered Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0.240 IN

获取价格

CY74FCT163646APACT CYPRESS Registered Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0.240 IN

获取价格