5秒后页面跳转
CY14B104L-ZSP15XI PDF预览

CY14B104L-ZSP15XI

更新时间: 2024-09-25 03:51:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器
页数 文件大小 规格书
21页 411K
描述
4-Mbit (512K x 8/256K x 16) nvSRAM

CY14B104L-ZSP15XI 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2, TSOP54,.46,32
针数:54Reach Compliance Code:compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.67最长访问时间:15 ns
JESD-30 代码:R-PDSO-G54JESD-609代码:e3
长度:22.415 mm内存密度:4194304 bit
内存集成电路类型:NON-VOLATILE SRAM内存宽度:8
混合内存类型:N/A湿度敏感等级:3
功能数量:1端子数量:54
字数:524288 words字数代码:512000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:512KX8
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装等效代码:TSOP54,.46,32封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:3/3.3 V
认证状态:Not Qualified座面最大高度:1.2 mm
最大待机电流:0.003 A子类别:SRAMs
最大压摆率:0.075 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.8 mm
端子位置:DUAL处于峰值回流温度下的最长时间:20
宽度:10.16 mmBase Number Matches:1

CY14B104L-ZSP15XI 数据手册

 浏览型号CY14B104L-ZSP15XI的Datasheet PDF文件第2页浏览型号CY14B104L-ZSP15XI的Datasheet PDF文件第3页浏览型号CY14B104L-ZSP15XI的Datasheet PDF文件第4页浏览型号CY14B104L-ZSP15XI的Datasheet PDF文件第5页浏览型号CY14B104L-ZSP15XI的Datasheet PDF文件第6页浏览型号CY14B104L-ZSP15XI的Datasheet PDF文件第7页 
PRELIMINARY  
CY14B104L/CY14B104N  
4-Mbit (512K x 8/256K x 16) nvSRAM  
Feature  
Functional Description  
• 15 ns, 25 ns, and 45 ns access times  
The Cypress CY14B104L/CY14B104N is a fast static RAM,  
with a nonvolatile element in each memory cell. The memory  
is organized as 512K words of 8 bits each or 256K words of 16  
• Internally organized as 512K x 8 or 256K x 16  
• Hands-off automatic STORE on power down with only a  
small capacitor  
bits each. The embedded nonvolatile elements incorporate  
QuantumTrap technology producing the world’s most reliable  
nonvolatile memory. The SRAM provides infinite read and  
write cycles, while independent, nonvolatile data resides in the  
highly reliable QuantumTrap cell. Data transfers from the  
SRAM to the nonvolatile elements (the STORE operation)  
takes place automatically at power down. On power up, data  
is restored to the SRAM (the RECALL operation) from the  
nonvolatile memory. Both the STORE and RECALL  
operations are also available under software control.  
STORE to QuantumTrap® nonvolatile elements is initiated  
by software, device pin or Autostore® on power down  
RECALL to SRAM initiated by software or power up  
• Infinite read, write, and recall cycles  
• 8 mA typical ICC at 200 ns cycle time  
• 200,000 STORE cycles to QuantumTrap  
• 20 year data retention  
• Single 3V +20%, –10% operation  
• Commercial and industrial temperatures  
• FBGA and TSOP - II packages  
• RoHS compliance  
Logic Block Diagram  
VCC  
VCAP  
A0 - A18  
CE  
Address  
DQ0 - DQ15  
CY14B104L/CY14B104N  
OE  
WE  
HSB  
BHE  
BLE  
VSS  
Cypress Semiconductor Corporation  
Document #: 001-07102 Rev. *E  
198 Champion Court  
San Jose  
,
CA 95134-1709  
408-943-2600  
Revised June 29, 2007  
[+] Feedback  

与CY14B104L-ZSP15XI相关器件

型号 品牌 获取价格 描述 数据表
CY14B104L-ZSP15XIT CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-ZSP20XCT CYPRESS

获取价格

4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-ZSP20XI CYPRESS

获取价格

4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-ZSP20XIT CYPRESS

获取价格

4 Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-ZSP25XCT CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-ZSP25XI CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-ZSP25XIT CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-ZSP45XCT CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-ZSP45XI CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM
CY14B104L-ZSP45XIT CYPRESS

获取价格

4-Mbit (512K x 8/256K x 16) nvSRAM