CXD2452R
Pin Description
Pin
Symbol
No.
I/O
Description
1
2
3MCK
Vss1
I
Internal main clock. (2340fH)
GND
—
Memory write timing.
Stop control possible using the serial interface data.
3
4
WEN
ID
O
O
Vertical direction line identification pulse output.
Stop control possible using the serial interface data.
5
6
TEST
I
IC test pin; normally fixed to GND. (With pull-down resistor)
3.3V power supply. (Power supply for common logic block)
VDD1
—
CCD optical black signal clamp pulse output.
Stop control possible using the serial interface data.
7
XCLPOB
O
8
VDD2
RG
—
O
3.3V power supply. (Power supply for RG)
CCD reset gate pulse output. (780fH)
GND
9
10
11
12
13
14
15
16
17
18
19
20
21
Vss2
Vss3
H1
—
—
O
GND
CCD horizontal register drive clock output. (780fH)
CCD horizontal register drive clock output. (780fH)
3.3V power supply. (Power supply for H1/H2)
Pulse output for dummy bit block clamp .
3.3V power supply. (Power supply for CDS system)
Precharge level sample-and-hold pulse output. (780fH)
Data level sample-and-hold pulse output. (780fH)
H2
O
VDD3
XCLPDM
VDD4
XSHP
XSHD
XRS
—
O
—
O
O
O
Sample-and-hold pulse output for analog/digital conversion phase alignment. (780fH)
GND
Vss4
PBLK
—
O
Pulse output for horizontal and vertical blanking interval pulse cleaning.
Horizontal direction pixel identification pulse output.
Stop control possible using the serial interface data.
22
1/2MCK
O
System clock output for signal processing IC (1170fH).
Stop control possible using the serial interface data.
23
24
25
3/2MCK
VDD5
—
—
I
3.3V power supply. (Power supply for common logic block)
Internal system reset input. High: Normal status, Low: Reset status
Always input one reset pulse after power-on.
RST
26
27
28
29
VDD6
SSI
—
3.3V power supply. (Power supply for common logic block)
Serial interface data input for internal mode settings.
Serial interface clock input for internal mode settings.
Serial interface strobe input for internal mode settings.
I
I
I
SSK
SEN
CHKSUM enable. (With pull-down resistor)
High: Sum check invalid, Low: Sum check valid
30
31
EBCKSM
FRO
I
Vertical sync signal output.
Stop control possible using the serial interface data.
O
– 3 –