Datasheet > 逻辑 > 计数器> CD74HCT390E

CD74HCT390E

更新时间： 2024-09-30 23:04:31

品牌	Logo	应用领域
德州仪器 - TI		计数器光电二极管
页数	文件大小	规格书
8页	47K
描述
High Speed CMOS Logic Dual Decade Ripple Counter

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD74HCT390E 技术参数

是否Rohs认证：	符合	生命周期：	Active
零件包装代码：	DIP	包装说明：	DIP, DIP16,.3
针数：	16	Reach Compliance Code：	compliant
ECCN代码：	EAR99	HTS代码：	8542.39.00.01
Factory Lead Time：	1 week	风险等级：	1.04
Samacsys Confidence：	3	Samacsys Status：	Released
Samacsys PartID：	181242	Samacsys Pin Count：	16
Samacsys Part Category：	Integrated Circuit	Samacsys Package Category：	Dual-In-Line Packages
Samacsys Footprint Name：	N (R-PDIP-T16)	Samacsys Released Date：	2015-06-25 00:00:00
Is Samacsys：	N	其他特性：	DIVIDE BY 2 AND DIVIDE BY 5 FUNCTIONS
计数方向：	UP	系列：	HCT
JESD-30 代码：	R-PDIP-T16	JESD-609代码：	e4
长度：	19.3 mm	负载电容（CL）：	50 pF
负载/预设输入：	NO	逻辑集成电路类型：	DECADE COUNTER
最大频率@ Nom-Sup：	18000000 Hz	最大I（ol）：	0.004 A
工作模式：	ASYNCHRONOUS	位数：	4
功能数量：	2	端子数量：	16
最高工作温度：	125 °C	最低工作温度：	-55 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	DIP
封装等效代码：	DIP16,.3	封装形状：	RECTANGULAR
封装形式：	IN-LINE	包装方法：	TUBE
峰值回流温度（摄氏度）：	NOT APPLICABLE	电源：	5 V
最大电源电流（ICC）：	0.08 mA	Prop。Delay @ Nom-Sup：	69 ns
传播延迟（tpd）：	126 ns	认证状态：	Not Qualified
座面最大高度：	5.08 mm	子类别：	Counters
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	NO
技术：	CMOS	温度等级：	MILITARY
端子面层：	Nickel/Palladium/Gold (Ni/Pd/Au)	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT APPLICABLE	触发器类型：	NEGATIVE EDGE
宽度：	6.35 mm	最小 fmax：	18 MHz
Base Number Matches：	1

CD74HCT390E 数据手册

CD74HC390,

CD74HCT390

Data sheet acquired from Harris Semiconductor

SCHS185

High Speed CMOS Logic

September 1997

Dual Decade Ripple Counter

Features

Description

• Two BCD Decade or Bi-Quinary Counters

The Harris CD74HC390 and CD574HCT390 dual 4-bit

decade ripple counters are high-speed silicon-gate CMOS

devices and are pin compatible with low-power Schottky TTL

(LSTTL). These devices are divided into four separately

clocked sections. The counters have two divide-by-2 sec-

tions and two divide-by-5 sections. These sections are nor-

mally used in a BCD decade or bi-quinary conﬁguration,

since they share a common master reset (nMR). If the two

master reset inputs (1MR and 2MR) are used to simulta-

neously clear all 8 bits of the counter, a number of counting

conﬁgurations are possible within one package. The sepa-

rate clock inputs (nCP0 and nCP1) of each section allow rip-

ple counter or frequency division applications of divide-by-2,

4. 5, 10, 20, 25, 50 or 100. Each section is triggered by the

High-to-Low transition of the input pulses (nCP0 and nCP1).

• One Package Can Be Conﬁgured to Divide-by-2, 4,

5,10, 20, 25, 50 or 100

[ /Title

(CD74

HC390

CD74

HCT39

/Sub-

ject

(High

Speed

CMOS

• Two Master Reset Inputs to Clear Each Decade

Counter Individually

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

For BCD decade operation, the nQ0 output is connected to

the nCP1 input of the divide-by-5 section. For bi-quinary

decade operation, the nO3 output is connected to the nCP0

• HC Types

- 2V to 6V Operation

input and nQ becomes the decade output.

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

at V

= 5V

The master reset inputs (1MR and 2MR) are active-High

asynchronous inputs to each decade counter which oper-

ates on the portion of the counter identiﬁed by the “1” and “2”

preﬁxes in the pin conﬁguration. A High level on the nMR

input overrides the clock and sets the four outputs Low.

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

IL IH

- CMOS Input Compatibility, I ≤ 1µA at V , V

Ordering Information

OL OH

PKG.

PART NUMBER TEMP. RANGE ( C) PACKAGE

NO.

E16.3

Pinout

CD74HC390E

CD74HCT390E

CD74HC390M

CD74HCT390M

NOTES:

-55 to 125

16 Ld PDIP

CD74HC390, CD74HCT390

TOP VIEW

1CP0

1MR

16 V

16 Ld SOIC M16.15

15 2CP0

14 2MR

13 2Q0

1CP1

1. When ordering, use the entire part number. Add the sufﬁx 96 to

obtain the variant in the tape and reel.

12 2CP1

11 2Q

10 2Q

2. Wafer for this part number is available which meets all electrical

specifications. Please contact your local sales office or Harris

customer service for ordering information.

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

File Number 1838.2

12 3 4 5 6 7 8

中文翻译

下载PDF

CD74HCT390E 替代型号

型号	品牌	替代类型	描述	数据表
CD74HCT390M	TI	完全替代	High Speed CMOS Logic Dual Decade Ripple Counter
CD74HCT390EE4	TI	类似代替	High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HCT390M96	TI	功能相似	High-Speed CMOS Logic Dual Decade Ripple Counter

与CD74HCT390E相关器件

型号	品牌	获取价格	描述	数据表
CD74HCT390EE4	TI	获取价格	High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HCT390EN	ETC	获取价格	Logic IC
CD74HCT390EX	ROCHESTER	获取价格	Decade Counter, HCT Series, Asynchronous, Negative Edge Triggered, 3-Bit, Up Direction, CM
CD74HCT390F	ETC	获取价格	Logic IC
CD74HCT390H	ETC	获取价格	Asynchronous Up Counter
CD74HCT390M	TI	获取价格	High Speed CMOS Logic Dual Decade Ripple Counter
CD74HCT390M96	TI	获取价格	High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HCT390M96E4	TI	获取价格	High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HCT390M96G4	TI	获取价格	High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HCT390ME4	TI	获取价格	High-Speed CMOS Logic Dual Decade Ripple Counter

与CD74HCT390E相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

38
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

32
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

28
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

40

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HCT390E

CD74HCT390E 技术参数

CD74HCT390E 数据手册

CD74HCT390E 替代型号

与CD74HCT390E相关器件

与CD74HCT390E相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HCT390E

CD74HCT390E 技术参数

CD74HCT390E 数据手册

CD74HCT390E 替代型号

与CD74HCT390E相关器件

与CD74HCT390E相关文章

您还可以找

您在本页遇到什么问题？