Datasheet > CD54HCT390F3A

CD54HCT390F3A

更新时间： 2024-01-19 15:16:38

品牌	Logo	应用领域
德州仪器 - TI		计数器触发器逻辑集成电路
页数	文件大小	规格书
11页	267K
描述
High-Speed CMOS Logic Dual Decade Ripple Counter

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD54HCT390F3A 技术参数

生命周期：	Active	零件包装代码：	DIP
包装说明：	DIP, DIP16,.3	针数：	16
Reach Compliance Code：	not_compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	Factory Lead Time：	6 weeks
风险等级：	5.31	其他特性：	DIVIDE BY 2 AND DIVIDE BY 5 FUNCTIONS
计数方向：	UP	系列：	HCT
JESD-30 代码：	R-GDIP-T16	长度：	19.56 mm
负载电容（CL）：	50 pF	负载/预设输入：	NO
逻辑集成电路类型：	DECADE COUNTER	最大频率@ Nom-Sup：	18000000 Hz
最大I（ol）：	0.004 A	工作模式：	ASYNCHRONOUS
位数：	4	功能数量：	2
端子数量：	16	最高工作温度：	125 °C
最低工作温度：	-55 °C	封装主体材料：	CERAMIC, GLASS-SEALED
封装代码：	DIP	封装等效代码：	DIP16,.3
封装形状：	RECTANGULAR	封装形式：	IN-LINE
包装方法：	TUBE	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	5 V	最大电源电流（ICC）：	0.08 mA
Prop。Delay @ Nom-Sup：	69 ns	传播延迟（tpd）：	126 ns
认证状态：	Not Qualified	筛选级别：	38535Q/M;38534H;883B
座面最大高度：	5.08 mm	子类别：	Counters
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	NO
技术：	CMOS	温度等级：	MILITARY
端子形式：	THROUGH-HOLE	端子节距：	2.54 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
触发器类型：	NEGATIVE EDGE	宽度：	6.92 mm
最小 fmax：	18 MHz	Base Number Matches：	1

CD54HCT390F3A 数据手册

CD74HC390,

CD54HCT390, CD74HCT390

Data sheet acquired from Harris Semiconductor

SCHS185C

High-Speed CMOS Logic

September 1997 - Revised October 2003

Dual Decade Ripple Counter

Features

Description

• Two BCD Decade or Bi-Quinary Counters

The CD74HC390 and ’HCT390 dual 4-bit decade ripple

counters are high-speed silicon-gate CMOS devices and are

pin compatible with low-power Schottky TTL (LSTTL). These

devices are divided into four separately clocked sections.

The counters have two divide-by-2 sections and two divide-

by-5 sections. These sections are normally used in a BCD

decade or bi-quinary conﬁguration, since they share a com-

mon master reset (nMR). If the two master reset inputs (1MR

and 2MR) are used to simultaneously clear all 8 bits of the

counter, a number of counting conﬁgurations are possible

within one package. The separate clock inputs (nCP0 and

nCP1) of each section allow ripple counter or frequency divi-

sion applications of divide-by-2, 4. 5, 10, 20, 25, 50 or 100.

Each section is triggered by the High-to-Low transition of the

input pulses (nCP0 and nCP1).

• One Package Can Be Conﬁgured to Divide-by-2, 4,

5,10, 20, 25, 50 or 100

[ /Title

(CD74

HC390

CD74

HCT39

/Sub-

ject

(High

Speed

CMOS

• Two Master Reset Inputs to Clear Each Decade

Counter Individually

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

For BCD decade operation, the nQ0 output is connected to

the nCP1 input of the divide-by-5 section. For bi-quinary

decade operation, the nO3 output is connected to the nCP0

• HC Types

- 2V to 6V Operation

input and nQ becomes the decade output.

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

at V

= 5V

The master reset inputs (1MR and 2MR) are active-High

asynchronous inputs to each decade counter which oper-

ates on the portion of the counter identiﬁed by the “1” and “2”

preﬁxes in the pin conﬁguration. A High level on the nMR

input overrides the clock and sets the four outputs Low.

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

IL IH

- CMOS Input Compatibility, I ≤ 1µA at V , V

Ordering Information

OL OH

TEMP. RANGE

PART NUMBER

CD54HCT390F3A

CD74HC390E

( C)

PACKAGE

16 Ld CERDIP

16 Ld PDIP

16 Ld SOIC

16 Ld PDIP

16 Ld SOIC

Pinout

-55 to 125

CD54HCT390

(CERDIP)

CD74HC390, CD74HCT390

(PDIP, SOIC)

CD74HC390M

TOP VIEW

CD74HC390MT

CD74HC390M96

CD74HCT390E

CD74HCT390M

CD74HCT390MT

CD74HCT390M96

1CP0

1MR

16 V

15 2CP0

14 2MR

13 2Q0

1CP1

12 2CP1

11 2Q

10 2Q

GND

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel. The sufﬁx T denotes a small-quantity reel

of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...11

中文翻译

下载PDF

CD54HCT390F3A 替代型号

型号	品牌	替代类型	描述	数据表
CD74HCT390M96	TI	完全替代	High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HCT390M	TI	完全替代	High Speed CMOS Logic Dual Decade Ripple Counter
CD74HCT390E	TI	完全替代	High Speed CMOS Logic Dual Decade Ripple Counter

与CD54HCT390F3A相关器件

型号	品牌	获取价格	描述	数据表
CD54HCT390H	RENESAS	获取价格	CD54HCT390H
CD54HCT390M	ETC	获取价格	Logic IC
CD54HCT393	TI	获取价格	High-Speed CMOS Logic Dual 4-Stage Binary Counter
CD54HCT393E	ETC	获取价格	Logic IC
CD54HCT393EN	ETC	获取价格	Logic IC
CD54HCT393F	TI	获取价格	High-Speed CMOS Logic Dual 4-Stage Binary Counter
CD54HCT393F	RENESAS	获取价格	HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP14
CD54HCT393F/3	RENESAS	获取价格	HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP14, CERAMIC, DIP-14
CD54HCT393F/3A	RENESAS	获取价格	IC HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP14, Counter
CD54HCT393F3A	TI	获取价格	High-Speed CMOS Logic Dual 4-Stage Binary Counter

与CD54HCT390F3A相关文章

REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

35
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

86
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

73
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

76

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HCT390F3A

CD54HCT390F3A 技术参数

CD54HCT390F3A 数据手册

CD54HCT390F3A 替代型号

与CD54HCT390F3A相关器件

与CD54HCT390F3A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HCT390F3A

CD54HCT390F3A 技术参数

CD54HCT390F3A 数据手册

CD54HCT390F3A 替代型号

与CD54HCT390F3A相关器件

与CD54HCT390F3A相关文章

您还可以找

您在本页遇到什么问题？