5秒后页面跳转
CD4541BC_02 PDF预览

CD4541BC_02

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
8页 86K
描述
Programmable Timer

CD4541BC_02 数据手册

 浏览型号CD4541BC_02的Datasheet PDF文件第2页浏览型号CD4541BC_02的Datasheet PDF文件第3页浏览型号CD4541BC_02的Datasheet PDF文件第4页浏览型号CD4541BC_02的Datasheet PDF文件第5页浏览型号CD4541BC_02的Datasheet PDF文件第6页浏览型号CD4541BC_02的Datasheet PDF文件第7页 
October 1987  
Revised May 2002  
CD4541BC  
Programmable Timer  
General Description  
Features  
Available division ratios 28, 210, 213, or 216  
The CD4541BC Programmable Timer is designed with a  
16-stage binary counter, an integrated oscillator for use  
with an external capacitor and two resistors, output control  
logic, and a special power-on reset circuit. The special fea-  
tures of the power-on reset circuit are first, no additional  
static power consumption and second, the part functions  
across the full voltage range (3V–15V) whether power-on  
reset is enabled or disabled.  
Increments on positive edge clock transitions  
Built-in low power RC oscillator (±2% accuracy over  
temperature range and ±10% supply and ±3% over pro-  
cessing @ < 10 kHz)  
Oscillator frequency range DC to 100 kHz  
Oscillator may be bypassed if external clock is available  
(apply external clock to pin 3)  
Timing and the counter are initialized by turning on power,  
if the power-on reset is enabled. When the power is  
already on, an external reset pulse will also initialize the  
timing and counter. After either reset is accomplished, the  
oscillator frequency is determined by the external RC net-  
work. The 16-stage counter divides the oscillator frequency  
by any of 4 digitally controlled division ratios.  
Automatic reset initializes all counters when power turns  
on  
External master reset totally independent of automatic  
reset operation  
Operates at 2n frequency divider or single transition  
timer  
Q/Q select provides output logic level flexibility  
Reset (auto or master) disables oscillator during reset-  
ting to provide no active power dissipation  
Clock conditioning circuit permits operation with very  
slow clock rise and fall times  
Wide supply voltage range—3.0V to 15V  
High noise immunity—0.45 VDD (typ.)  
5V–10V–15V parameter ratings  
Symmetrical output characteristics  
Maximum input leakage 1 µA at 15V over full tempera-  
ture range  
High output drive (pin 8) min. one TTL load  
Ordering Code:  
Order Number Package Number  
Package Description  
CD4541BCM  
CD4541BCN  
M14A  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter Xto the ordering code.  
Connection Diagram  
N.C.Not connected  
Top View  
© 2002 Fairchild Semiconductor Corporation  
DS006001  
www.fairchildsemi.com  

与CD4541BC_02相关器件

型号 品牌 描述 获取价格 数据表
CD4541BCJ NSC IC BINARY COUNTER, CDIP14, CERAMIC, DIP-14, Counter

获取价格

CD4541BCJ/A+ TI IC,TIMER,CMOS,DIP,14PIN,CERAMIC

获取价格

CD4541BCM FAIRCHILD Programmable Timer

获取价格

CD4541BCM TI 4000/14000/40000 SERIES, BINARY COUNTER, PDSO14, PLASTIC, SO-14

获取价格

CD4541BCM/A+ TI IC,TIMER,CMOS,SOP,14PIN,PLASTIC

获取价格

CD4541BCM_NL FAIRCHILD 暂无描述

获取价格