Datasheet > CAT9954AWI-T2

CAT9954AWI-T2

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
CATALYST		/
页数	文件大小	规格书
16页	267K
描述
8-bit I2C and SMBus I/O Port with Interrupt

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CAT9954AWI-T2 数据手册

CAT9554, CAT9554A

PIN DESCRIPTION

SCL: Serial Clock

A₀, A₁, A₂: Device Address Inputs

Theseinputsareusedforextendedaddressingcapability.

The A₀, A₁, A₂pins should be hardwired to V_CCor V_SS.

When hardwired, up to eight CAT9554/9554As may be

addressed on a single bus system. The levels on these

inputs are compared with corresponding bits, A₂, A₁, A₀,

from the slave address byte.

The serial clock input clocks all data transferred into or

outofthedevice. TheSCLlinerequiresapull-upresistor

if it is driven by an open drain output.

SDA: Serial Data/Address

I/O₀to I/O₇: Input / Output Ports

The bidirectional serial data/address pin is used to

transfer all data into and out of the device. The SDA pin

is an open drain output and can be wire-ORed with other

open drain or open collector outputs. A pull-up resistor

must be connected from SDA line to Vcc. The value of

the pull-up resistor, R_P, can be calculated based on

minimumandmaximumvaluesfromFigure2andFigure

3 (see Note).

Any of these pins may be configured as input or output.

The simplified schematic of I/O₀to I/O₇is shown in

Figure 4. When an I/O is configured as an input, the Q1

and Q2 output transistors are off creating a high

impedanceinputwithaweakpull-upresistor(typical100

kΩ). If the I/O pin is configured as an output, the push-

pull output stage is enabled. Care should be taken if an

external voltage is applied to an I/O pin configured as an

outputduetothelowimpedancepathsthatexistbetween

the pin and either V_CCor V_SS.

(Fast Mode I C Bus / tr max = 300ns)

= 3mA @ V

)

OLmax

8.00

2.5

7.00

6.00

5.00

4.00

3.00

2.00

1.00

0.00

1.5

0.5

2.4 2.8 3.2 3.6

4.4 4.8 5.2 5.6

100 150 200 250 300

350 400

(V)

BUS

(pF)

Figure 2. Minimum R Value versus

Figure 3. Maximum R Value versus

Supply Voltage

Bus Capacitance

Note: According to the Fast Mode I²C bus specification, for bus capacitance up to 200pF, the pull up device

can be a resistor. For bus loads between 200pF and 400pF, the pull-up device can be a current source

(Imax = 3mA) or a switched resistor circuit.

Doc. No. 25088, Rev. B

Characteristics subject to change without notice

1...3 4 567 8 9...16

下载PDF

与CAT9954AWI-T2相关器件

型号	品牌	描述	获取价格	数据表
CAT9954AYI-G-T2	CATALYST	8-bit I2C and SMBus I/O Port with Interrupt	获取价格
CAT9954AYI-T2	CATALYST	8-bit I2C and SMBus I/O Port with Interrupt	获取价格
CAT9954HV4I-G-T2	CATALYST	8-bit I2C and SMBus I/O Port with Interrupt	获取价格
CAT9954HV4I-T2	CATALYST	8-bit I2C and SMBus I/O Port with Interrupt	获取价格
CAT9954WI-G-T2	CATALYST	8-bit I2C and SMBus I/O Port with Interrupt	获取价格
CAT9954WI-T2	CATALYST	8-bit I2C and SMBus I/O Port with Interrupt	获取价格